Shared CODEC in multiprocessor systems
First Claim
Patent Images
1. In a multiprocessor digital signal processing system, comprising:
- a plurality of processors;
a single coder/decoder to selectively output an encoded signal to said plurality of processors through a time division multiplexed channel connecting said single coder/decoder to said plurality of processors;
a processor to selectively input to said coder/decoder one of a plurality of analog signals;
means for individually selecting input digital signals and analog signals for digital/analog conversion and analog/digital conversion, respectively; and
means for assigning which of said plurality of processors is coupled to said single digital/analog conversion channel.
4 Assignments
0 Petitions
Accused Products
Abstract
A single coder/decoder shared among several multiprocessors in a digital signal processing system through time-division multiplexing between multiple processors to enhance signal processing capabilities by assigning different digital-to-analog channels to different processors for digital-to-analog conversion, while allowing all processors to operate on the same analog-to-digital data for analog-to-digital conversion, thereby resulting in chip area reduction and power consumption saving.
-
Citations
6 Claims
-
1. In a multiprocessor digital signal processing system, comprising:
-
a plurality of processors; a single coder/decoder to selectively output an encoded signal to said plurality of processors through a time division multiplexed channel connecting said single coder/decoder to said plurality of processors; a processor to selectively input to said coder/decoder one of a plurality of analog signals; means for individually selecting input digital signals and analog signals for digital/analog conversion and analog/digital conversion, respectively; and means for assigning which of said plurality of processors is coupled to said single digital/analog conversion channel. - View Dependent Claims (2, 3)
-
-
4. A digital signal processing system comprising:
-
a single coder/decoder to communicate with a single digital/analog conversion channel, and to communicate with a single analog/digital conversion channel; a processor to selectively input one of a plurality of digital signals and to selectively input one of a plurality of analog signals to said coder/decoder; a first source of an analog input signal coupled to said analog signal input of said single coder/decoder; a second source of digital input signals coupled to said digital signal input of said single coder/decoder; a first plurality of processors multiplexed to said single coder/decoder; and means for time division multiplexing said first plurality of processors to said single coder/decoder.
-
-
5. A digital signal processing system comprising:
-
a single coder/decoder to communicate with a single digital/analog conversion channel, and to communicate with a single analog/digital conversion channel; a processor to selectively input one of a plurality of digital signals and to selectively input one of a plurality of analog signals to said coder/decoder; a first source of an analog input signal coupled to said analog signal input of said single coder/decoder; a second source of digital input signals coupled to said digital signal input of said single coder/decoder; a first plurality of processors multiplexed to said single coder/decoder; means for time division multiplexing said first plurality of processors to said single coder/decoder; and a second plurality of processors coupled to a digital output of said single coder/decoder for operating on said single analog-to-digital converted signal.
-
-
6. A digital signal processing system, comprising:
-
a single coder/decoder to communicate with a single digital/analog conversion channel, and to communicate with a single analog/digital conversion channel; a processor to selectively input one of a plurality of digital signals and to selectively input one of a plurality of analog signals to said coder/decoder;
a first source of an analog input signal coupled to said analog signal input of said single coder/decoder;a second source of digital input signals coupled to said digital signal input of said single coder/decoder; a first plurality of processors multiplexed to said single coder/decoder; means for time division multiplexing said first plurality of processors to said single coder/decoder; a second plurality of processors coupled to a digital output of said single coder/decoder for operating on said single analog-to-digital converted signal; and a register to buffer digital signal data for use by said digital signal input of said single coder/decoder.
-
Specification