Protection of NROM devices from charge damage
First Claim
1. A method for protecting NROM devices from charge damage during process steps, the method comprising:
- providing X-decoder structure for word line connections, wherein each word line is connected to a pair of transistors, a PMOS transistor (T1) and an NMOS transistor (T4), the PMOS transistors (T1) sharing a common deep N well and the NMOS transistors (T4) connected to a P well, providing an N+ tap connected to said N well and connecting the N+ tap to a positive voltage clamping device; and
connecting all the P wells together to a common P+ taps, connecting the P+ tap to a negative voltage clamping device;
wherein during process steps, the negative and positive voltage clamping devices direct leakage current to a ground potential;
providing antenna structure and at least one access transistor for protection during top-level metal formation, and wherein said antenna structure comprises a dummy word line connected to a word line driver.
4 Assignments
0 Petitions
Accused Products
Abstract
A method for protecting NROM devices from charge damage during process steps, the method including providing X-decoder structure for word line connections, wherein each word line is connected to a pair of transistors, a PMOS transistor and an NMOS transistor the PMOS transistors sharing a common deep N well and the NMOS transistors connected to a P well, wherein during negative charging, the NMOS transistors shunt leakage current to ground, and during positive charging, the PMOS transistors shunt leakage current to ground, providing an N+ tap connected to the N well and connecting the N+ tap to a positive voltage clamping device, and connecting all the P wells together to a common P+ tap and connecting the P+ tap to a negative voltage clamping device, wherein during process steps, the negative and positive voltage clamping devices direct leakage current to ground.
575 Citations
13 Claims
-
1. A method for protecting NROM devices from charge damage during process steps, the method comprising:
- providing X-decoder structure for word line connections, wherein each word line is connected to a pair of transistors, a PMOS transistor (T1) and an NMOS transistor (T4), the PMOS transistors (T1) sharing a common deep N well and the NMOS transistors (T4) connected to a P well, providing an N+ tap connected to said N well and connecting the N+ tap to a positive voltage clamping device; and
connecting all the P wells together to a common P+ taps, connecting the P+ tap to a negative voltage clamping device;
wherein during process steps, the negative and positive voltage clamping devices direct leakage current to a ground potential;
providing antenna structure and at least one access transistor for protection during top-level metal formation, and wherein said antenna structure comprises a dummy word line connected to a word line driver. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
- providing X-decoder structure for word line connections, wherein each word line is connected to a pair of transistors, a PMOS transistor (T1) and an NMOS transistor (T4), the PMOS transistors (T1) sharing a common deep N well and the NMOS transistors (T4) connected to a P well, providing an N+ tap connected to said N well and connecting the N+ tap to a positive voltage clamping device; and
-
10. Circuitry for protecting NROM devices from charge damage during process steps, the circuitry being used with existing X-decoder structure for word line connections, wherein each word line is connected to a pair of transistors, an PMOS transistor (T1) and a NMOS transistor (T4), the PMOS transistors (T1) sharing a common deep N well and the NMOS transistors (T4) each connected to a P well, the circuitry comprising:
- an N+ tap connected to said N well and to a positive voltage clamping device, a common P+ tap that connects all the P wells together, the common P+ tap being connected to a negative voltage clamping device, wherein during process steps, the negative and positive voltage clamping devices direct leakage current to ground potential;
providing antenna structure and at least one access transistor for protection during top-level metal formation, and wherein said antenna structure comprises a dummy word line connected to a word line driver. - View Dependent Claims (11, 12, 13)
- an N+ tap connected to said N well and to a positive voltage clamping device, a common P+ tap that connects all the P wells together, the common P+ tap being connected to a negative voltage clamping device, wherein during process steps, the negative and positive voltage clamping devices direct leakage current to ground potential;
Specification