Computer system for accessing initialization data and method therefor
First Claim
Patent Images
1. A method for accessing initialization data for starting up a central processor unit in a computer system comprising:
- providing a non-volatile memory connected to a south-bridge chip, wherein the non-volatile memory includes a first memory space storing routines and code of a basic input/output system (BIOS) and a second memory space storing the initialization data, and wherein the initialization data is excluded from the BIOS and is used for initialization of the central processor unit;
(a) starting up a north-bridge chip that is coupled between the central processor unit and the south-bridge chip;
(b) sending a request from said north-bridge chip to the south-bridge chip in order to access the initialization data from the second memory space of the non-volatile memory;
(c) starting up the central processor unit, wherein step (c) comprises;
receiving said initialization data from the south-bridge chip by said north-bridge chip, andsending an initiating signal to the central processor unit to set initial values for initialization of the central processor unit based on the received initialization data by said north-bridge chip, wherein no random access memory is used to store said initialization data during step (c).
0 Assignments
0 Petitions
Accused Products
Abstract
A method and computer system for accessing initialization data stored in a boot memory space. After the power supply starts up, the south bridge starts up and sends an initiating signal to the north bridge for starting up the north bridge. Once the north bridge has started up, it sends the south bridge a transaction which requests that the south bridge reads the initialization data from the memory space and sends the initialization data to the south bridge. Then, the CPU starts up and operates normally after the CPU receives an initiating signal and the initialization data sent by the north bridge.
-
Citations
22 Claims
-
1. A method for accessing initialization data for starting up a central processor unit in a computer system comprising:
-
providing a non-volatile memory connected to a south-bridge chip, wherein the non-volatile memory includes a first memory space storing routines and code of a basic input/output system (BIOS) and a second memory space storing the initialization data, and wherein the initialization data is excluded from the BIOS and is used for initialization of the central processor unit; (a) starting up a north-bridge chip that is coupled between the central processor unit and the south-bridge chip; (b) sending a request from said north-bridge chip to the south-bridge chip in order to access the initialization data from the second memory space of the non-volatile memory; (c) starting up the central processor unit, wherein step (c) comprises; receiving said initialization data from the south-bridge chip by said north-bridge chip, and sending an initiating signal to the central processor unit to set initial values for initialization of the central processor unit based on the received initialization data by said north-bridge chip, wherein no random access memory is used to store said initialization data during step (c). - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method for accessing initialization data for starting up a central processor unit in a computer system that also includes a bus, a south-bridge chip connected to the bus, and a north-bridge chip connected between the bus and the central processor unit, the method comprising:
-
providing a non-volatile memory connected to the south-bridge chip, wherein the non-volatile memory includes a first memory space storing routines and code of a basic input/output system (BIOS) and a second memory space storing the initialization data, and wherein the initialization data is excluded from the BIOS and is used for initialization of the central processor unit; (a) sending a request from the north-bridge chip to the south-bridge chip in order to access the initialization data from the non-volatile memory; (b) in response to the request, accessing the second memory space of the non-volatile memory to read out the initialization data by the south-bridge chip; (c) sending the initialization data from the south-bridge chip to the north-bridge chip; and (d) activating the central processor units, wherein step (d) comprises; receiving the initialization data sent from the south-bridge chip by the north-bridge chip, sending an initiating signal to the central processor unit to set initial values for initialization of the central processor unit based on the initialization data received by the north-bridge chip from the south-bridge chip, wherein no random access memory is used to store said initialization data during step (d). - View Dependent Claims (8, 9, 10, 11, 12, 13, 14)
-
-
15. A system for accessing initialization data for starting a central processor unit, the system comprising:
-
a non-volatile memory including;
a first memory space storing routines and code of a basic input/output system (BIOS) and a second memory space storing the initialization data, wherein the initialization data is excluded from the BIOS and is used for initialization of the central processor unit;a south-bridge chip in direct communication with the non-volatile memory, the south-bridge chip, when requested for the initialization data, accessing the initialization data from the second memory space of the non-volatile memory; a north-bridge chip, coupled between the south-bridge chip and the central processor unit, the north-bridge chip, when activated, sending a request for the initialization data to the south-bridge chip; wherein in response to the request from the north-bridge chip for obtaining the initialization data, the south-bridge chip accesses the initialization data from the second memory space and forwards the initialization data to the north-bridge chip for activating the central processor unit; wherein in response to the initialization data sent from the south-bridge chip, the north-bridge chip sends an initiating signal to the central processor unit to set initial values for initialization of the central processor unit based on the received initialization data from the south-bridge chip in order to activate the central processor unit without using any random access memory to store the initialization data. - View Dependent Claims (16, 17, 18, 19, 20, 21, 22)
-
Specification