Phase adjust using relative error
First Claim
Patent Images
1. A method of sampling data comprising:
- providing a first sampling of data from at least one data signal;
providing a second sampling of data from the at least one data signal;
processing the first sampling and the second sampling to generate relative error measurements;
accumulating the relative error measurements; and
adjusting at least one of the first sampling and the second sampling in accordance with the accumulated relative error measurements.
7 Assignments
0 Petitions
Accused Products
Abstract
A system may adjust the times at which data is sampled by separate sampling mechanisms. Here, it may be desirable to ensure that one sampler samples data at substantially the same time as the other sampler. For example, output data from a high speed sampler that samples received data may be compared with an output of an analog to digital converter that samples the received data at a lower data rate. This difference or relative error may be accumulated over a period of time for given values of delay applied to the clock for the analog to digital converter. In this way, a delay value that minimizes the relative error may be selected as a desired delay value.
116 Citations
44 Claims
-
1. A method of sampling data comprising:
-
providing a first sampling of data from at least one data signal; providing a second sampling of data from the at least one data signal; processing the first sampling and the second sampling to generate relative error measurements; accumulating the relative error measurements; and adjusting at least one of the first sampling and the second sampling in accordance with the accumulated relative error measurements. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A method of aligning sampling clocks comprising:
-
generating a first clock signal at a first rate; generating a second clock signal at a second rate; sampling data from at least one data signal in accordance with the first clock signal; sampling data from the at least one data signal in accordance with the second clock signal; calculating relative error between the data sampled in accordance with the first clock signal and the data sampled in accordance with the second clock signal; accumulating the relative error; and adjusting a phase of at least one of the first clock signal and the second clock signal in accordance with the accumulated relative error. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23)
-
-
24. A communications system comprising:
-
a decision feedback equalizer configured to generate a soft decision signal and a hard decision signal in accordance with a received signal; at least one clock generator configured to generate a first clock signal in accordance with the hard decision signal and configured to generate a second clock signal in accordance with the first clock signal and a delay adjust signal; a retimer configured to sample the hard decision signal in accordance with the first clock signal to generate a retimed signal; an analog to digital converter configured to sample the soft decision signal in accordance with the second clock signal to generate a sampled signal; and a relative error circuit configured to generate the delay adjust signal in accordance with the retimed signal and the sampled signal. - View Dependent Claims (25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35)
-
-
36. A method of adjusting clock delay in a system comprising:
-
temporarily setting a phase delay associated with at least one clock signal to a plurality of delay values; generating a relative error when the phase delay is temporarily set to each of the delay values; accumulating the relative error generated for each of the delay values; identifying at least one delay value associated with a minimum accumulated relative error; and setting the phase delay in accordance with the identified at least one delay value. - View Dependent Claims (37, 38, 39, 40, 41, 42, 43, 44)
-
Specification