CMOS transistor and method of manufacture thereof
First Claim
1. A method of manufacturing a semiconductor device, the method comprising:
- providing a workpiece, the workpiece comprising a first region and a second region;
forming a first transistor in the first region of the workpiece, the first transistor including a first gate dielectric material;
forming a second transistor in the second region of the workpiece, the second transistor including a second gate dielectric material; and
exposing the first gate dielectric material and the second gate dielectric material to a silicon-containing substance to form a first silicon layer over the first gate dielectric material and a second silicon layer over the second gate dielectric material, wherein the first silicon layer and the second silicon layer pin the work function of the first transistor and the second transistor, respectively.
2 Assignments
0 Petitions
Accused Products
Abstract
A CMOS device with transistors having different gate dielectric materials and a method of manufacture thereof. An aluminum-based material is used as a gate dielectric material of a PMOS device, and a hafnium-based material is used as a gate dielectric material of an NMOS device. A thin layer of silicon a few monolayers or a sub-monolayer thick is formed over the gate dielectric materials, before forming the gates. The thin layer of silicon bonds with the gate dielectric material and pins the work function of the transistors. A gate material that may comprise a metal in one embodiment is deposited over the thin layer of silicon. A CMOS device having a symmetric Vt for the PMOS and NMOS FETs is formed.
-
Citations
33 Claims
-
1. A method of manufacturing a semiconductor device, the method comprising:
-
providing a workpiece, the workpiece comprising a first region and a second region; forming a first transistor in the first region of the workpiece, the first transistor including a first gate dielectric material; forming a second transistor in the second region of the workpiece, the second transistor including a second gate dielectric material; and exposing the first gate dielectric material and the second gate dielectric material to a silicon-containing substance to form a first silicon layer over the first gate dielectric material and a second silicon layer over the second gate dielectric material, wherein the first silicon layer and the second silicon layer pin the work function of the first transistor and the second transistor, respectively. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 33)
-
-
21. A method of making a semiconductor device, the method comprising:
-
forming a first transistor in a first region of a workpiece, the first transistor including a first source and a first drain disposed in the workpiece, a first channel region disposed between the first source and the first drain, a first gate dielectric disposed over the first channel region, the first gate dielectric comprising a first material, a first silicon layer disposed over the first gate dielectric, and a first gate disposed over the first silicon layer; and forming a second transistor in a second region of the workpiece, the second transistor including a second source and a second drain disposed in the workpiece, a second channel region disposed between the second source and the second drain, a second gate dielectric disposed over the second channel region, the second gate dielectric comprising a second material, a second silicon layer disposed over the second gate dielectric, and a second gate disposed over the second silicon layer, wherein the first transistor comprises a work function that is pinned by the first silicon layer, and wherein the second transistor comprises a work function that is pinned by the second silicon layer. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32)
-
Specification