Arithmetic processor utilizing multi-table look up to obtain reciprocal operands
First Claim
Patent Images
1. A system for evaluating a rounded arithmetic expression comprising:
- a plurality of tables populated with values to generate a piecewise monotonic function;
an arithmetic unit comprising non-iterative logic coupled to the plurality of tables, the arithmetic unit comprising an input and an output, the input to receive an operand and the output to provide a floating point result for the arithmetic expression comprising an accuracy to a Unit in the Last Place (ULP);
a register comprising an input coupled to the output of the arithmetic unit.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods for determining the square root, reciprocal square root, or reciprocal of a number performed by a processor of a computer system. The methods produce high precision estimates without using iterative steps. In addition, the methods taught herein utilize compressed tables for the coefficient terms A, B, and C from the quadratic expression Ax2+Bx+C, thus minimizing hardware requirements.
29 Citations
15 Claims
-
1. A system for evaluating a rounded arithmetic expression comprising:
-
a plurality of tables populated with values to generate a piecewise monotonic function; an arithmetic unit comprising non-iterative logic coupled to the plurality of tables, the arithmetic unit comprising an input and an output, the input to receive an operand and the output to provide a floating point result for the arithmetic expression comprising an accuracy to a Unit in the Last Place (ULP); a register comprising an input coupled to the output of the arithmetic unit. - View Dependent Claims (2, 3, 4)
-
-
5. An arithmetic processor comprising:
-
a lookup table system including first, second and third component tables configured to provide a first operand, a second operand, a third operand, and a square operand; a first multiplier comprising an input to receive at least a first portion of an input operand, the first multiplier further coupled to the first component table to multiply the first operand and a square operand to provide a first result, the square operand determined responsively to the first portion of the input operand; a second multiplier comprising an input to receive at least a second portion of the input operand, the second multiplier further coupled to the second component table to multiply the second operand and a multiplier operand to provide a second result, the multiplier operand determined responsively to the second portion of the input operand; and an adding circuit configured to add the first result and the second result and the third operand, the third operand determined responsive to a third portion of the input operand to provide a third result; a rounding circuit coupled to receive the third result and to provide a rounded result accurate to a unit in the last place. - View Dependent Claims (6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
Specification