System and software for catenated group shift instruction
DCFirst Claim
Patent Images
1. A data processing system comprising:
- (a) a bus coupling components in the data processing system;
(b) an external memory coupled to tie bus;
(c) a programmable microprocessor coupled to the bus and capable of operation independent of another host processor, the microprocessor comprising;
a virtual memory addressing unit;
an instruction path and a data path;
an external interface operable to receive data from an external source and communicate the received data over the data path;
a cache operable to retain data communicated between the external interface and the data path;
at least one register file configurable to receive and store data from the data path and to communicate the stored data to the data path; and
an execution unit coupled to the instruction and data paths and operable to decode and execute instructions received from the instruction path, wherein in response to decoding a single instruction specifying both a shift amount and a register having a register width, the number of data elements in the first plurality of data elements being inversely related to the elemental width, the register containing a first plurality of data elements having an elemental width smaller than the register width, the shift amount configurable to an amount inclusively between zero and one less than the elemental width, the execution unit is operable to;
(i) shift a subfield of each of the first plurality of data elements by the shift amount to produce a second plurality of data elements; and
(ii) provide the second plurality of data elements as a catenated result.
0 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A programmable processor and method for improving the performance of processors by incorporating an execution unit operable to decode and execute single instructions specifying both a shift amount and a register containing a plurality of data elements, wherein the execution unit is operable to shift a subfield of each of the plurality of data elements by the shift amount to produce a second plurality of data elements; and provide the second plurality of data elements as a catenated result.
-
Citations
56 Claims
-
1. A data processing system comprising:
-
(a) a bus coupling components in the data processing system; (b) an external memory coupled to tie bus; (c) a programmable microprocessor coupled to the bus and capable of operation independent of another host processor, the microprocessor comprising; a virtual memory addressing unit; an instruction path and a data path; an external interface operable to receive data from an external source and communicate the received data over the data path; a cache operable to retain data communicated between the external interface and the data path; at least one register file configurable to receive and store data from the data path and to communicate the stored data to the data path; and an execution unit coupled to the instruction and data paths and operable to decode and execute instructions received from the instruction path, wherein in response to decoding a single instruction specifying both a shift amount and a register having a register width, the number of data elements in the first plurality of data elements being inversely related to the elemental width, the register containing a first plurality of data elements having an elemental width smaller than the register width, the shift amount configurable to an amount inclusively between zero and one less than the elemental width, the execution unit is operable to; (i) shift a subfield of each of the first plurality of data elements by the shift amount to produce a second plurality of data elements; and (ii) provide the second plurality of data elements as a catenated result. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A computer-readable storage medium:
-
having instructions that cause a computer system to perform operations, wherein at least some of the instructions comprise a group shift instruction for shifting data in a programmable processor, the group shift instruction; specifying both a shift amount and a register having a register width, the register containing a first plurality of data elements having an elemental width smaller than the register width, the number of data elements in the first plurality of data elements being inversely related to the elemental width, the shift amount configurable to an amount inclusively between ;
zero and one less than the elemental width;shifting a subfield of each of the first plurality of data elements by the shift amount to produce a second plurality of data elements; and providing the second plurality of data elements as a catenated result. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26)
-
-
27. A data processing system comprising:
-
a bus coupling components in the data processing system; an external memory coupled to the bus; a programmable microprocessor coupled to the bus and capable of operation independent of another host processor, the microprocessor comprising;
an instruction path;
a data path;
a plurality of registers operable to receive and store data from the data path and communicate the stored data to the data path; and
an execution unit coupled to the instruction path and the data path and operable to decode and execute instructions received from the instruction path, wherein in response to decoding a single group shift right instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand register and a destination register, the execution unit is operable to;
(i) for each of the plurality of data elements in the operand register, shift a subfield of the data element towards the least significant bit by the shift amount and fill a shift amount number of most significant bits with the sign bit of the respective data element to produce a second plurality of equal-sized data elements and (ii) provide the second plurality of data elements as a catenated result to the destination register. - View Dependent Claims (28, 29, 30, 31)
-
-
32. A data processing system comprising:
-
a bus coupling components in the data processing system; an external memory coupled to the bus; a programmable microprocessor coupled to the bus and capable of operation independent of another host processor, the microprocessor comprising;
an instruction path;
a data path;
a plurality of registers operable to receive and store data from the data path and communicate the stored data to the data path; and
an execution unit coupled to the instruction path and the data path and operable to decode and execute instructions received from the instruction path, wherein in response to decoding a single group shift right instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand-register and a destination register, the execution unit is operable to;
(i) for each of the plurality of data elements in the operand register, shift a subfield of the data element towards the least significant bit by the shift amount and fill a shift amount number of most significant bits with zeros to produce a second plurality of equal-sized data elements and (ii) provide the second plurality of data elements as a catenated result to the destination register. - View Dependent Claims (33, 34, 35, 36)
-
-
37. A data processing system comprising:
- (a) a bus coupling components in the data processing system;
an external memory coupled to the bus; a programmable microprocessor coupled to the bus and capable of operation independent of another host processor, the microprocessor comprising;
an instruction path;
a data path;
a plurality of registers operable to receive and store data from the data path and communicate the stored data to the data path; and
an execution unit coupled to the instruction path and the data path and operable to decode and execute instructions received from the instruction path, wherein in response to decoding a single group shift right instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand register and a destination resister, the execution unit is operable to;
(i) for each of the plurality of data elements in the operand register, shift a subfield of the data element towards the most significant bit by the shift amount and fill a shift amount number of least significant bits with the sign bit of the respective data element to produce a second plurality of equal-sized data elements and (ii) provide the second plurality of data elements as a catenated result to the destination register. - View Dependent Claims (38, 39, 40, 41)
- (a) a bus coupling components in the data processing system;
-
42. A computer-readable storage medium:
- having instructions that cause a computer system to perform operations, the instructions including a single group shift right instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand register and a destination register, wherein in response to the single group shift right instruction, the computer system is operable to;
(i) for each of the plurality of data elements in the operand register, shift a sub field of the data element towards the least significant bit by the shift amount and fill a shift amount number of most significant bits with the sign bit of the respective data element to produce a second plurality of equal-sized data elements and (ii) provide the second plurality of data elements as a catenated result to the destination register. - View Dependent Claims (43, 44, 45, 46)
- having instructions that cause a computer system to perform operations, the instructions including a single group shift right instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand register and a destination register, wherein in response to the single group shift right instruction, the computer system is operable to;
-
47. A computer-readable storage medium:
- having instructions that cause a computer system to perform operations, the instructions including a single group shift right instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand register and a destination register, wherein in response to the single group shift right instruction, the computer system is operable to;
(i) for each of the plurality of data elements in the operand register, shift a subfield of the data element towards the least significant bit by the shift amount and fill a shift amount number of most significant bits with zeros to produce a second plurality of equal-sized data elements and (ii) provide the second plurality of data elements as a catenated result to the destination register. - View Dependent Claims (48, 49, 50, 51)
- having instructions that cause a computer system to perform operations, the instructions including a single group shift right instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand register and a destination register, wherein in response to the single group shift right instruction, the computer system is operable to;
-
52. A computer-readable storage medium:
- having instructions that cause a computer system to perform operations, the instructions including a single group shift left instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand register and a destination register, wherein in response to the single group shift left instruction, the computer system is operable to;
(i) for each of the plurality of data elements in the operand register, shift a subfield of the data element towards the most significant bit by the shift amount and fill a shift amount number of least significant bits with the sign bit of the respective data element to produce a second plurality of equal-sized data elements and (ii) provide the second plurality of data elements as a catenated result to the destination register. - View Dependent Claims (53, 54, 55, 56)
- having instructions that cause a computer system to perform operations, the instructions including a single group shift left instruction specifying a shift amount, an operand register containing a plurality of equal-sized data elements stored in partitioned fields of the operand register and a destination register, wherein in response to the single group shift left instruction, the computer system is operable to;
Specification