×

Providing high availability in a PCI-Express link in the presence of lane faults

  • US 7,353,443 B2
  • Filed: 06/24/2005
  • Issued: 04/01/2008
  • Est. Priority Date: 06/24/2005
  • Status: Active Grant
First Claim
Patent Images

1. A method, comprising:

  • discovering a failure of one or more wires comprising a PCI Express interconnect;

    determining whether a failure override bit has been set to override the standard PCI Express Polling.Compliance state for the failure on the PCI Express interconnect; and

    if the failure override bit has been set, entering PCI Express Polling.Configuration state if any one lane of the interconnect successfully completes the transmitting and receiving training sequence requirements in PCI Express Polling.Active state.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×