Memory device having error checking and correction
First Claim
Patent Images
1. A memory device comprising:
- a storage array comprised of a plurality of memory cells;
an interface buffer coupled to the storage array, and having a first interface to couple the memory device to a first memory bus to couple the memory device to a memory controller;
memory error logic associated with the interface buffer to carry out a check for memory errors within the storage array under at least one of conditions comprising in response to a command from the memory controller and during an idle period associated with transactions carried out by the memory controller on the first memory bus that involve the storage array; and
bus error logic associated with the interface buffer to carry out a check for bus errors in transactions across the first memory bus between the memory controller and the first interface.
1 Assignment
0 Petitions
Accused Products
Abstract
Apparatus and method to carry out checks for memory errors within a memory device independently of a memory controller during times when there is no activity on a memory bus coupling the memory device to the memory controller that involves the memory device.
78 Citations
12 Claims
-
1. A memory device comprising:
-
a storage array comprised of a plurality of memory cells; an interface buffer coupled to the storage array, and having a first interface to couple the memory device to a first memory bus to couple the memory device to a memory controller; memory error logic associated with the interface buffer to carry out a check for memory errors within the storage array under at least one of conditions comprising in response to a command from the memory controller and during an idle period associated with transactions carried out by the memory controller on the first memory bus that involve the storage array; and bus error logic associated with the interface buffer to carry out a check for bus errors in transactions across the first memory bus between the memory controller and the first interface. - View Dependent Claims (2, 3, 4, 5, 6, 8)
-
-
7. A computer system comprising:
-
a processor; a disk storage device coupled to the processor a memory controller coupled to the processor; a first memory bus coupled to the memory controller; a first memory device having a first storage array comprised of a plurality of memory cells and a first interface buffer coupled within the first memory device to the first storage array, wherein the first interface buffer provides a first interface by which the first memory device is coupled to the first memory bus forming a point-to-point connection between the memory controller and the first interface, a first memory error logic to carry out a check for memory errors within the first storage array under at least one of conditions comprising in response to a first command from the memory controller and during an idle period associated with transactions carried out by the memory controller on the first memory bus that involve the first storage array, and a first bus error logic associated with the first interface buffer to carry out a check for bus errors in transactions on the first memory bus between the memory controller and the first interface. - View Dependent Claims (9, 10, 11, 12)
-
Specification