Method and circuit for down-converting a signal

• US 7,389,100 B2
• Filed: 03/24/2003
• Issued: 06/17/2008
• Est. Priority Date: 10/21/1998
• Status: Expired due to Fees

• Current Assignee: ParkerVision, Inc.
• Original Assignee: ParkerVision, Inc.
• Inventors: Cook, Robert W., Rawlins, Gregory S., Bultman, Michael J., Sorrells, David F., Moses, Charley D. Jr., Looke, Richard C., Rawlins, Michael W.
• Primary Examiner(s): Eng; George
• Assistant Examiner(s): Bhattacharya; Sam
• Application Number:
  US10/394,069
• Publication Number:
  US 20030186670A1
• Time in Patent Office: 1,912 Days
• Field of Search: 455/319, 455/318, 455/313, 455/323, 455/333, 455/337, 455/205, 375/340, 375/316, 375/350, 375/324
• US Class Current: 455/323
• CPC Class Codes: H03C 1/62 Modulators in which amplitude of carrier component in output is dependent upon strength of modulating signal, e.g. no carrier output when no modulating signal is present H03C1/28 - H03C1/34, H03C1/46, H03C1/48 take precedence
• CPC Class Codes: H03D 7/00 Transference of modulation from one carrier to another, e.g. frequency-changing H03D9/00, H03D11/00 take precedence; dielectric amplifiers, magnetic amplifiers, parametric amplifiers used as a frequency-changers H03F
• CPC Class Codes: H03D 7/1441 using field-effect transistors H03D7/145 takes precedence
• CPC Class Codes: H03D 7/1475 Subharmonic mixer arrangements
• CPC Class Codes: H04B 1/0025 using a sampling rate lower than twice the highest frequency component of the sampled signal for demodulation of angle-modulated signals H03D3/006
• CPC Class Codes: H04B 1/16 Circuits
• CPC Class Codes: H04B 1/28 the receiver comprising at least one semiconductor device having three or more electrodes
• CPC Class Codes: H04B 7/12 Frequency diversity
• CPC Class Codes: H04L 25/08 Modifications for reducing interference; Modifications for reducing effects due to line faults ; Receiver end arrangements for detecting or overcoming line faults
• CPC Class Codes: H04L 27/00 Modulated-carrier systems
• CPC Class Codes: H04L 27/06 Demodulator circuits; Receiver circuits
• CPC Class Codes: H04L 27/12 Modulator circuits; Transmitter circuits
• CPC Class Codes: H04L 27/14 Demodulator circuits; Receiver circuits
• CPC Class Codes: H04L 27/148 using filters, including PLL-type filters
• CPC Class Codes: H04L 27/156 with demodulation using temporal properties of the received signal, e.g. detecting pulse width
• CPC Class Codes: H04L 27/2672 Frequency domain
• CPC Class Codes: H04L 27/3881 using sampling and digital processing, not including digital systems which imitate heterodyne or homodyne demodulation

Abstract

Methods, systems, and apparatuses for down-converting an electromagnetic (EM) signal by aliasing the EM signal are described herein. Briefly stated, such methods, systems, and apparatuses operate by receiving an EM signal and an aliasing signal having an aliasing rate. The EM signal is aliased according to the aliasing signal to down-convert the EM signal. The term aliasing, as used herein, refers to both down-converting an EM signal by under-sampling the EM signal at an aliasing rate, and down-converting an EM signal by transferring energy from the EM signal at the aliasing rate. In an embodiment, the EM signal is down-converted to an intermediate frequency (IF) signal. In another embodiment, the EM signal is down-converted to a demodulated baseband information signal. In another embodiment, the EM signal is a frequency modulated (FM) signal, which is down-converted to a non-FM signal, such as a phase modulated (PM) signal or an amplitude modulated (AM) signal.

Claims

1. An in-phase and quadrature-phase direct-conversion frequency converter, comprising:

an input terminal;

an in-phase output terminal;

a quadrature-phase output terminal;

an in-phase path including an odd number of series-coupled inverters and a first flip-flop, coupled between the input terminal and the in-phase output terminal; and

a quadrature-phase path including an even number of series-coupled inverters and a second flip-flop, coupled between the input terminal and the quadrature-phase output terminal;

wherein the in-phase path and the quadrature-phase path output in-phase and quadrature phase control signals, respectively, that are substantially n·

90 degrees out of phase with one another where n is an integer.

2. The converter according to claim 1, wherein the in-phase path includes three series-coupled inverters, and the quadrature-phase path includes two series-coupled inverters.

3. The apparatus converter according to claim 1, wherein each of the inverters comprises:

an N-type transistor including drain, source, and gate terminals; and

and a P-type transistor including drain, source, and gate terminals;

wherein the N-type transistor gate terminal and the P-type transistor gate terminal are coupled to one another and serve as an input terminal to the respective inverter;

wherein the N-type transistor drain terminal and the P-type transistor drain terminal are coupled to one another and serve as an output terminal of the respective inverter;

wherein the P-type transistor source terminal is coupled to a relatively low voltage source;

wherein the N-type transistor source terminal is coupled to a relatively high voltage source.

4. The converter according to claim 1, further comprising:

an in-phase direct-conversion frequency converter path including an in-phase switch module controlled by an in-phase control signal; and

a quadrature-phase direct-conversion frequency converter path including a quadrature-phase switch module controlled by a quadrature-phase control signal.

5. An in-phase and quadrature-phase direct-conversion frequency converter, comprising:

an in-phase direct-conversion frequency converter path including an in-phase switching module that samples and transfers first energy from a carrier signal based on an in-phase control signal, and an in-phase storage module that stores said first energy;

a quadrature-phase direct-conversion frequency converter path including a quadrature-phase switching module that samples and transfers second energy from the carrier signal based on a quadrature-phase control signal, and a quadrature-phase storage module that stores said second energy; and

a circuit that provides the in-phase control signal to the in-phase direct-conversion frequency converter path and the quadrature-phase control signal to the quadrature-phase direct-conversion frequency converter path, wherein the in-phase control signal and the quadrature-phase control signal are substantially ninety degrees out of phase with one another, and

wherein the converter further comprises;

an input terminal coupled to a clock source;

an in-phase output terminal coupled to the in-phase direct-conversion frequency converter path;

a quadrature-phase output terminal coupled to the quadrature-phase direct-conversion frequency converter path;

an in-phase path including an odd number of series-coupled inverters and a first flip-flop, coupled between the input terminal and the in-phase output terminal; and

a quadrature-phase path including an even number of series-coupled inverters and a second flip-flop, coupled between the input terminal and the quadrature-phase output terminal.

6. The converter according to claim 5, wherein the in-phase path includes three series-coupled inverters, and the quadrature-phase path includes two series-coupled inverters.

7. The apparatus converter according to claim 5, wherein each of the inverters comprises:

an N-type transistor including drain, source, and gate terminals; and

and a P-type transistor including drain, source, and gate terminals;

wherein the N-type transistor gate terminal and the P-type transistor gate terminal are coupled to one another and serve as an input terminal to the respective inverter;

wherein the N-type transistor drain terminal and the P-type transistor drain terminal are coupled to one another and serve as an output terminal of the respective inverter;

wherein the P-type transistor source terminal is coupled to a relatively low voltage source;

wherein the N-type transistor source terminal is coupled to a relatively high voltage source.