Mechanism to secure computer output from software attack using isolated execution
First Claim
Patent Images
1. A platform comprising:
- a system memory to store output data in an isolated output area and a non-isolated area;
a memory controller hub (MCH) coupled to the system memory; and
a processor coupled to the MCH to generate a signal to the MCH, the signal indicating whether the output data is to be stored in the isolated output area or the non-isolated area, the signal generated by the processor to further cause the MCH, in response to an indication of the signal that the output data is to be stored in the isolated output area of the system memory, to receive a bus transaction indicating an isolated transaction from a graphics device to enable access to the output data stored in the isolated output area, and to transfer the output data to an isolated bit plane on the graphic device, the graphic device having the isolated bit plane for the output data from the isolated output area and a non-isolated bit plane for the output data from the non-isolated output area.
1 Assignment
0 Petitions
Accused Products
Abstract
A method and platform for maintaining the security of output data in an isolated execution environment. A system memory has an isolated output area readable only by secure output controllers having an isolated execution mode. The output controllers may make a request for access to the isolated output area, upon proper authentication if the request access is granted. The output device may either DMA the content of the isolated output area to an output end point, such as a display, or load it into local storage, the security of which is guaranteed by the controller.
205 Citations
19 Claims
-
1. A platform comprising:
-
a system memory to store output data in an isolated output area and a non-isolated area; a memory controller hub (MCH) coupled to the system memory; and a processor coupled to the MCH to generate a signal to the MCH, the signal indicating whether the output data is to be stored in the isolated output area or the non-isolated area, the signal generated by the processor to further cause the MCH, in response to an indication of the signal that the output data is to be stored in the isolated output area of the system memory, to receive a bus transaction indicating an isolated transaction from a graphics device to enable access to the output data stored in the isolated output area, and to transfer the output data to an isolated bit plane on the graphic device, the graphic device having the isolated bit plane for the output data from the isolated output area and a non-isolated bit plane for the output data from the non-isolated output area. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method comprising:
-
establishing an isolated execution environment having an isolated execution mode by a processor generating a signal indicating whether output data is to be stored in an isolated output area or a non-isolated area of a system memory, the signal generated by the processor further causing a memory controller hub (MCH), in response to an indication of the signal that the output data is to be stored in the isolated output area of the system memory, to receive a bus transaction indicating an isolated transaction from a graphics device to enable access to the output data stored in the isolated output areas and to transfer the output data to an isolated bit plane on the graphic device, the graphic device having the isolated bit plane for the output data from the isolated output area and a non-isolated bit plane for the output data from the non-isolated output area; and preventing access to the output data in the isolated output area of the system memory by any requester not operating in the isolated execution mode. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. An apparatus comprising:
a processor to generate a signal to a memory controller hub (MCH), the signal indicating whether output data is to be stored in an isolated output area or a non-isolated area of a system memory, the signal generated by the processor to further cause the MCH, in response to an indication of the signal that the output data is to be stored in the isolated output area of the system memory, to receive a bus transaction indicating an isolated transaction from a graphics device to enable access to the output data stored in the isolated output areas and to transfer the output data to an isolated bit plane on the graphic device, the graphic device having the isolated bit plane for the output data from the isolated output area and a non-isolated bit plane for the output data from the non-isolated output area. - View Dependent Claims (17, 18, 19)
Specification