Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
First Claim
Patent Images
1. A sub-system, comprising:
- a plurality of interface circuits in communication with a plurality of memory circuits and a system, the interface circuits operable to interface the memory circuits and the system for autonomously performing a power management operation in association with at least a portion of the memory circuits;
wherein the interface circuits are further operable for simulating at least one virtual memory circuit;
wherein the interface circuits are positioned on a dual in-line memory module (DIMM).
3 Assignments
0 Petitions
Accused Products
Abstract
A memory circuit power management system and method are provided. In use, an interface circuit is in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for autonomously performing a power management operation in association with at least a portion of the memory circuits.
-
Citations
16 Claims
-
1. A sub-system, comprising:
-
a plurality of interface circuits in communication with a plurality of memory circuits and a system, the interface circuits operable to interface the memory circuits and the system for autonomously performing a power management operation in association with at least a portion of the memory circuits; wherein the interface circuits are further operable for simulating at least one virtual memory circuit; wherein the interface circuits are positioned on a dual in-line memory module (DIMM). - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A method, comprising:
-
interfacing a plurality of memory circuits and a system; and autonomously performing a power management operation in association with at least a portion of the memory circuits; wherein a plurality of interface circuits interface the memory circuits and the system, the interface circuits simulating at least one virtual memory circuit; wherein the interface circuits are positioned on a dual in-line memory module (DIMM).
-
-
16. A system, comprising:
-
a plurality of memory circuits; and a plurality of interface circuits in communication with the memory circuits and a system, the interface circuit operable to interface the memory circuits and the system for autonomously performing a power management operation in association with at least a portion of the memory circuits; wherein the interface circuits are further operable for simulating at least one virtual memory circuit; wherein the interface circuits are positioned on a dual in-line memory module (DIMM).
-
Specification