Distributed write data drivers for burst access memories
First Claim
1. A method of writing data into a memory device comprising:
- asserting an equilibrate signal to an equilibration device to equilibrate internal data lines of the memory device in response to providing a memory address;
communicating the equilibrate signal to a plurality of a data driver enable circuits located in close proximity and coupled to write data drivers;
communicating a write enable signal to the plurality of data driver enable circuits;
deasserting the equilibrate signal after the internal data lines are equilibrated;
gating the write enable signal through at least one of the data driver enable circuits in response to deasserting the equilibrate signal;
driving data onto the internal data lines using the write data drivers in response to the gating; and
storing data in a memory cell in response to driving data.
1 Assignment
0 Petitions
Accused Products
Abstract
An address strobe latches a first address. A burst cycle increments the address internally with additional address strobes. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating toggling Read/Write control line at cycle frequency. Control line transition terminates access and initializes another burst access. Write cycle times are maximized thereby allowing increases in burst mode operating frequencies. Logic near sense amplifiers control write-data drivers thereby providing maximum write times without crossing current during I/O line equilibration. By gating global write-enable signals with global equilibrate signals locally at sense amps, local write-cycle control signals are provided and valid for essentially the entire cycle time minus an I/O line equilibration period in burst access memory. For nonburst mode, write begins following end of equilibration cycle to provide maximum write time without interfering with subsequent access-cycle address setup time.
196 Citations
14 Claims
-
1. A method of writing data into a memory device comprising:
-
asserting an equilibrate signal to an equilibration device to equilibrate internal data lines of the memory device in response to providing a memory address; communicating the equilibrate signal to a plurality of a data driver enable circuits located in close proximity and coupled to write data drivers; communicating a write enable signal to the plurality of data driver enable circuits; deasserting the equilibrate signal after the internal data lines are equilibrated; gating the write enable signal through at least one of the data driver enable circuits in response to deasserting the equilibrate signal; driving data onto the internal data lines using the write data drivers in response to the gating; and storing data in a memory cell in response to driving data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
Specification