Integrated DRAM-NVRAM multi-level memory
First Claim
1. A method for operation of an integrated DRAM-NVRAM cell, the cell comprising a DRAM gate, a NVRAM control gate, a DRAM source region, a NVRAM source region, a shared drain region, and a bitline coupled to the shared drain region, the method comprising:
- applying a ground potential to the NVRAM control gate;
applying a positive bias voltage to the DRAM gate; and
applying the ground potential to the NVRAM source region wherein the DRAM is in one of a read or write operational mode in response to the positive bias voltage.
0 Assignments
0 Petitions
Accused Products
Abstract
An integrated DRAM-NVRAM, multi-level memory cell is comprised of a vertical DRAM device with a shared vertical gate floating plate device. The floating plate device provides enhanced charge storage for the DRAM part of the cell through the shared floating body in a pillar between the two functions. The memory cell is formed in a substrate with trenches that form pillars. A vertical wordline/gate on one side of a pillar is used to control the DRAM part of the cell. A vertical trapping layer on the other side of the pillar stores one or more charges as part of the floating plate device and to enhance the DRAM function through the floating body between the DRAM and floating plate device. A vertical NVRAM wordline/control gate is formed alongside the trapping layer and is shared with an adjacent floating plate device.
66 Citations
18 Claims
-
1. A method for operation of an integrated DRAM-NVRAM cell, the cell comprising a DRAM gate, a NVRAM control gate, a DRAM source region, a NVRAM source region, a shared drain region, and a bitline coupled to the shared drain region, the method comprising:
-
applying a ground potential to the NVRAM control gate; applying a positive bias voltage to the DRAM gate; and applying the ground potential to the NVRAM source region wherein the DRAM is in one of a read or write operational mode in response to the positive bias voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method for operation of an integrated DRAM-NVRAM cell in a vertical pillar, the cell comprising a vertical DRAM gate, a vertical NVRAM control gate, a DRAM source region, a NVRAM source region, a shared drain region, and a bitline coupled to the shared drain region, the method comprising:
-
applying a ground potential to the vertical NVRAM control gate; applying a voltage to the vertical DRAM gate; and applying a ground potential to the NVRAM source region wherein the DRAM is in one of a read or write operational mode in response to the voltage. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15)
-
-
16. A method for operation of an integrated DRAM-NVRAM cell in a vertical pillar, the cell comprising a vertical DRAM gate on a first pillar side, a vertical NVRAM control gate on a second pillar side, a DRAM source region under a first trench, a NVRAM source region under a second trench, a shared drain region at the top of the pillar, and a bitline coupled to the shared drain region, the method comprising:
-
applying 0V to the vertical NVRAM control gate; applying a positive voltage to the vertical DRAM gate; and applying 0V to the NVRAM source region wherein the DRAM is in one of a read or write operational mode in response to the level of the positive voltage. - View Dependent Claims (17, 18)
-
Specification