Method and apparatus for providing notification via multiple completion queue handlers
First Claim
Patent Images
1. A notification system, comprising:
- one or more processors;
a plurality of completion queue handlers associated with a communication device, wherein a verb returns a number of the plurality of completion queue handlers that are associated with the communication device, each of the plurality of completion queue handlers associated with a process associated with a processor of the one or more processors; and
at least one completion queue associated with each one of the plurality of completion queue handlers, wherein each of the plurality of completion queue handlers are segregated to target a specific one of the one or more processors, and wherein the segregation of the plurality of completion queue handlers is to reduce cache line invalidation, cache line eviction, and/or unnecessary memory bus overhead associated with synchronization of accesses to memory locations used by the plurality of completion queue handlers.
2 Assignments
0 Petitions
Accused Products
Abstract
The disclosed embodiments relate to a method and apparatus for providing notification. The apparatus may comprise a plurality of completion queue handlers associated with a communication device. Each of the plurality of completion queue handlers may be associated with a plurality of processes. At least one completion queue may be associated with at least one of the plurality of completion queue handlers.
156 Citations
15 Claims
-
1. A notification system, comprising:
-
one or more processors; a plurality of completion queue handlers associated with a communication device, wherein a verb returns a number of the plurality of completion queue handlers that are associated with the communication device, each of the plurality of completion queue handlers associated with a process associated with a processor of the one or more processors; and at least one completion queue associated with each one of the plurality of completion queue handlers, wherein each of the plurality of completion queue handlers are segregated to target a specific one of the one or more processors, and wherein the segregation of the plurality of completion queue handlers is to reduce cache line invalidation, cache line eviction, and/or unnecessary memory bus overhead associated with synchronization of accesses to memory locations used by the plurality of completion queue handlers. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A network, comprising:
-
a plurality of systems; a switch network that connects the plurality of systems for communication; and at least one of the plurality of systems, wherein the at least one of the plurality of systems comprises; one or more processors; a communication device having a plurality of completion queues and a plurality of completion queue handlers, wherein a verb returns a number of the plurality of completion queue handlers that are associated with the communication device; and at least two completion queue handlers associated with the communication device, wherein each completion queue handler is associated with one of a plurality of processes and associated with at least one of the plurality of completion queues, wherein a first of the at least two completion queue handlers is associated with one of the plurality of processes and a second of the at least two completion queue handlers is associated with another of the plurality of processes, wherein each of the at least two completion queue handlers are segregated to target a specific one of the one or more processors, and wherein the segregation of the at least two completion queue handlers is to reduce cache line invalidation, cache line eviction, and/or unnecessary memory bus overhead associated with synchronization of accesses to memory locations used by the at least two completion queue handlers. - View Dependent Claims (7, 8, 9, 10)
-
-
11. A method for providing notification to a plurality of processes, the method comprising the acts of:
-
executing a plurality of processes on a plurality of processors; creating a plurality of completion queues on a communication device, each of the plurality of completion queues associated with at least one of a plurality of completion queue handlers that are associated with the communication device, wherein each of the plurality of completion queue handlers are associated with one of the plurality of processes, wherein the plurality of completion queue handlers are segregated to target a specific one of the plurality of processors, and wherein the segregation of the plurality of the completion queue handlers is to reduce cache line invalidation, cache line eviction, and/or unnecessary memory bus overhead associated with synchronization of accesses memory locations used by the plurality of completion queue handlers; issuing a verb to return a number of the plurality of completion queue handlers that are associated with the communication device; placing a completion queue entry on one of the plurality of completion queues; invoking one of the plurality of completion queue handlers associated with the one of the plurality of completion queues; and notifying the one of the plurality of processes associated with the one of a plurality of completion queue handlers. - View Dependent Claims (12, 13, 14, 15)
-
Specification