Common-mode control structures and signal converter systems for use therewith

• US 7,405,625 B1
• Filed: 04/25/2007
• Issued: 07/29/2008
• Est. Priority Date: 04/25/2007
• Status: Active Grant

• Current Assignee: Analog Devices, Inc.
• Original Assignee: Analog Devices, Inc.
• Inventors: Hensley, Joseph Michael, Elliott, Michael R.
• Primary Examiner(s): Nguyen; Linh V
• Application Number:
  US11/789,858
• Time in Patent Office: 461 Days
• Field of Search: 330/69, 330/250, 330252-272, 341/155, 341/161
• US Class Current: 330/285
• CPC Class Codes: H03F 2200/513 the amplifier being made for low supply voltages
• CPC Class Codes: H03F 2203/45052 the cascode stage of the cascode differential amplifier being controlled by a controlling signal, which controlling signal can also be the input signal
• CPC Class Codes: H03F 2203/45074 A comparator circuit compares the common mode signal to a reference before controlling the differential amplifier or related stages
• CPC Class Codes: H03F 2203/45354 the AAC comprising offset means
• CPC Class Codes: H03F 2203/45442 the CMCL comprising multiple loops for the same stage or for different stages in the amplifier
• CPC Class Codes: H03F 2203/45636 the LC comprising clamping means, e.g. diodes
• CPC Class Codes: H03F 2203/45652 the LC comprising one or more further dif amp stages, either identical to the dif amp or not, in cascade
• CPC Class Codes: H03F 3/45188 Non-folded cascode stages
• CPC Class Codes: H03F 3/45659 Controlling the loading circuit of the differential amplifier
• CPC Class Codes: H03F 3/45677 Controlling the active amplifying circuit of the differential amplifier
• CPC Class Codes: H03F 3/45748 by using a feedback circuit
• CPC Class Codes: H03M 1/1245 Details of sampling arrangements or methods
• CPC Class Codes: H03M 1/145 the steps being performed sequentially in series-connected stages H03M1/141, H03M1/143, H03M1/16 take precedence

Abstract

Control structures are provided to accurately maintain amplifier common-mode levels at the predetermined level of a common-mode reference voltage V_cm. The disclosed control structures provide amplifier feedback along a first feedback path that is configured to provide high gain and low bandwidth to closely maintain amplifier common-mode level at the predetermined level of a common-mode reference voltage V_cm. They also provide amplifier feedback along a second feedback path that is configured to provide wide bandwidth to substantially reduce perturbations of the common-mode level that would have otherwise been induced by input signal transients. In an important amplifier feature, these controls are obtained without use of structures (e.g., capacitors and switching transistors) that use substantial current which reduces amplifier efficiency. Although the disclosed control structures may be used in a variety of systems, they are particularly suited for use in samplers and converter stages of pipelined analog-to-digital converters.

Claims

1. An amplifier that provides an output signal in response to an input signal and a common-mode reference signal, comprising:

a transistor that has a control terminal and provides a tail current whose amplitude corresponds to signals at said control terminal;

a differential pair of transistors that respectively have first and second current terminals and are coupled to steer said tail current between said first and second current terminals in response to said input signal to thereby provide said output signal;

a first feedback path coupled from said first and second current terminals to said control terminal and configured to provide a feedback signal that responds to said common-mode reference signal and that has a first feedback gain and a first feedback bandwidth; and

a second feedback path coupled from said first and second current terminals to said control terminal and configured to provide a second feedback gain that is less than said first feedback gain and a second feedback bandwidth that is greater than said first feedback bandwidth.

2. The amplifier of claim 1, wherein said first feedback path includes:

a first resistive divider coupled across said first and second current terminals to provide a first sense signal; and

a differential amplifier that provides a feedback signal to said control terminal in response to the difference between said first sense signal and said common-mode reference signal;

and wherein said second feedback path includes a second resistive divider coupled across said first and second current terminals to provide a second sense signal to said control terminal;

wherein said differential amplifier has a signal gain greater than the signal gain of said transistor and said first resistive divider has a resistance greater than the resistance of said second resistive divider.

3. The amplifier of claim 2, wherein said differential amplifier has an output port and further including a signal inverter inserted between said output port and said control terminal.

4. The amplifier of claim 3, further including a capacitor coupled to said output port to enhance the stability of said first feedback path.

5. The amplifier of claim 1, further including first and second current sources respectively coupled as loads to said first and second current terminals.

6. An amplifier that provides an output signal in response to an input signal and a common-mode reference signal, comprising:

a transistor that has a control terminal and provides a tail current whose amplitude corresponds to signals at said control terminal;

a differential pair of transistors that respectively have first and second current terminals and are coupled to steer said tail current between said first and second current terminals in response to said input signal to thereby provide said output signal;

a first signal divider coupled across said first and second current terminals to provide a first sense signal;

a second signal divider coupled across said first and second current terminals to provide a second sense signal to said control terminal; and

a differential amplifier that provides a feedback signal to said control terminal in response to the difference between said first sense signal and said common-mode reference signal.

7. The amplifier of claim 6, wherein said differential amplifier has an output port and further including a signal inverter inserted between said output port and said control terminal.

8. The amplifier of claim 7, further including a capacitor coupled to said output port to enhance the stability of said feedback signal.

9. The amplifier of claim 7, wherein said signal inverter is a transistor.

10. The amplifier of claim 6, further including first and second current sources respectively coupled to said first and second current terminals.

11. The amplifier of claim 6, wherein said first and second signal dividers respective comprise first and second pairs of series-connected resistors.

12. The amplifier of claim 11, wherein the resistors of said first pair have greater resistances than the resistors of said second pair.

13. The amplifier of claim 6, further including a second transistor coupled to provide a second tail current to said differential pair.

14. The amplifier of claim 6, further including an input differential pair of transistors inserted to amplify said input signal prior to the response of said differential pair.

15. The amplifier of claim 10, wherein said differential pair have a differential input port and further including compensation capacitors coupled between said first and second current terminals and said differential input port.

16. A signal converter system for converting analog input signals into corresponding digital codes, the system comprising:

a sampler that provides output signals which are samples of said input signal;

N converter stages that successively process said samples to corresponding digital bits wherein all but a last one of said stages passes output signals in the form of residues to a succeeding stage for processing; and

an aligner/corrector that provides said corresponding digital code in response to said digital bits;

wherein at least one of said sampler and said stages generates its respective output signals with an amplifier that includes;

a transistor that has a control terminal and provides a tail current whose amplitude corresponds to signals at said control terminal;

a differential pair of transistors that respectively have first and second current terminals and are coupled to steer said tail current between said first and second current terminals to thereby provide said respective output signals;

a first feedback path coupled from said first and second current terminals to said control terminal and configured to provide a feedback signal that responds to a common-mode reference signal and that has a first feedback gain and a first feedback bandwidth; and

a second feedback path coupled from said first and second current terminals to said control terminal and configured to provide a second feedback gain that is less than said first feedback gain and a second feedback bandwidth that is greater than said first feedback bandwidth.

17. The system of claim 16, wherein said first feedback path includes:

a first resistive divider coupled across said first and second current terminals to provide a first sense signal; and

a differential amplifier that provides a feedback signal to said control terminal in response to the difference between said first sense signal and said common-mode reference signal;

and wherein said second feedback path includes a second resistive divider coupled across said first and second current terminals to provide a second sense signal to said control terminal;

wherein said differential amplifier has a signal gain greater than the signal gain of said transistor and said first resistive divider has a resistance greater than the resistance of said second resistive divider.

18. The system of claim 16, wherein said differential amplifier has an output port and further including a signal inverter inserted between said output port and said control terminal.

19. The system of claim 16, further including a capacitor coupled to said output port to enhance the stability of said first feedback path.

20. The system of claim 16, further including first and second current sources respectively coupled as loads to said first and second current terminals.