Method and system for secure content distribution
DCFirst Claim
1. A system on a chip (SOC) device comprising:
- external output interfaces to provide information from the SOC device;
external input interfaces to provide information to the SOC device;
a first secure storage location operably de-coupled from all external output nodes of the SOC device during a normal mode of operation to prevent representations of data to be stored at the first secure storage location from being provided at an external output interface; and
a decryption engine comprising a first data input, a private key input coupled to a first portion of the first secure storage location, and an output coupled to a second secure storage location, the decryption engine operable to determine decrypted data from data received at the first data input based on a private key received at the private key input, and further operable to write the decrypted data only to the first secure memory location and the second secure storage location.
11 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A system on a chip (SOC) device is disclosed comprising external outputs, and external inputs. A first secure storage location is operably decoupled from all of the external outputs of the SOC device during a normal mode of operation. By being decoupled from all external outputs, representations of the data stored at the first secure device are prevented from being provided to the external outputs. The decryption engine is also included on the system on a chip, comprising a first data input, and a private key input coupled to a first portion of the first secure storage location, and an output coupled to a second secure location. The decryption engine is operable to determine decrypted data from data received at the first data input based upon a private key received at the private key input. The decryption engine is further operable to write the decrypted data only to the first secure memory location and the second secure location.
-
Citations
38 Claims
-
1. A system on a chip (SOC) device comprising:
-
external output interfaces to provide information from the SOC device; external input interfaces to provide information to the SOC device; a first secure storage location operably de-coupled from all external output nodes of the SOC device during a normal mode of operation to prevent representations of data to be stored at the first secure storage location from being provided at an external output interface; and a decryption engine comprising a first data input, a private key input coupled to a first portion of the first secure storage location, and an output coupled to a second secure storage location, the decryption engine operable to determine decrypted data from data received at the first data input based on a private key received at the private key input, and further operable to write the decrypted data only to the first secure memory location and the second secure storage location. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 37, 38)
-
-
22. A system comprising:
-
a source system comprising a system on a chip device operable exclusively in a blind encryption mode during a normal mode of operation, wherein no private key of the source system is observable external the system on a chip; a destination system coupled to the source system, the destination system device operable exclusively in the blind encryption mode during the normal mode of operation, wherein no private key of the destination system is observable external the system on a chip. - View Dependent Claims (23)
-
-
24. A method comprising:
-
when in a normal mode of operation allowing observability of a private key stored at a first secured storage location of the system on a chip to a decryption engine of a system on a chip while not allowing observability of the private key external the system on a chip; allowing write access to a second secured storage location of the system on a chip to the decryption engine, where the second location is not observable external the system on a chip. - View Dependent Claims (25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36)
-
Specification