Rectifier circuit and RFID tag
First Claim
Patent Images
1. A rectifier circuit comprising:
- a first MOS transistor;
a first capacitor configured to connect between a gate and a source of the first MOS transistor;
a switching circuit configured to supply a bias voltage to the first capacitor in response to a control signal;
a second MOS transistor configured to imitate the first MOS transistor;
a second capacitor configured to imitate the first capacitor;
a dummy switching circuit configured to supply the bias voltage to the second capacitor in response to the control signal; and
a generating circuit configured to generate the control signal based on a potential of the second capacitor.
1 Assignment
0 Petitions
Accused Products
Abstract
A rectifier circuit includes a first MOS transistor, a first capacitor configured to connect between a gate and a source of the first MOS transistor, and a switching circuit configured to supply a bias voltage to the first capacitor in response to a control signal. The high gain rectifier circuit also includes a second MOS transistor configured to imitate the first MOS transistor, a second capacitor configured to imitate the first capacitor, a dummy switching circuit configured to supply the bias voltage to the second capacitor in response to the control signal, and a generating circuit configured to generate the control signal based on a potential of the second capacitor.
-
Citations
19 Claims
-
1. A rectifier circuit comprising:
-
a first MOS transistor; a first capacitor configured to connect between a gate and a source of the first MOS transistor; a switching circuit configured to supply a bias voltage to the first capacitor in response to a control signal; a second MOS transistor configured to imitate the first MOS transistor; a second capacitor configured to imitate the first capacitor; a dummy switching circuit configured to supply the bias voltage to the second capacitor in response to the control signal; and a generating circuit configured to generate the control signal based on a potential of the second capacitor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. A radio frequency identification tag comprising:
-
an antenna; a first MOS transistor; a first capacitor configured to connect between a gate and a source of the first MOS transistor; a switching circuit configured to supply a bias voltage to the first capacitor in response to a control signal; a second MOS transistor configured to imitate the first MOS transistor; a second capacitor configured to imitate the first capacitor; a dummy switching circuit configured to supply the bias voltage to the second capacitor in response to the control signal; generating unit configured to generate the control signal based on a potential of the second capacitor; a battery configured to be charged with a direct current supplied from the rectifier circuit; and a control circuit configured to transmit tag identification information via the antenna based on the direct current. - View Dependent Claims (17)
-
-
18. A radio frequency identification tag comprising:
-
an antenna; a first MOS transistor; a first capacitor configured to connect between a gate and a source of the first MOS transistor; a switching circuit configured to supply a bias voltage to the first capacitor in response to a control signal; a second MOS transistor configured to imitate the first MOS transistor; a second capacitor configured to imitate the first capacitor; a dummy switching circuit configured to supply the bias voltage to the second capacitor in response to the control signal; a generating unit configured to generate the control signal based on a potential of the second capacitor a supplying unit configured to supply the bias voltage to the second capacitor in response to a reset signal; a battery configured to be charged with a direct current supplied from the rectifier circuit; and a control circuit configured to transmit tag identification information via the antenna based on the direct current, and outputs the reset signal when the control circuit enters suspend state from running state. - View Dependent Claims (19)
-
Specification