NAND memory device column charging
First Claim
Patent Images
1. A method of operating a NAND flash memory device comprising:
- powering up the memory device in response to an externally supplied power;
charging all colunm bit lines of first and second data pages of an array of the memory to a predetermined positive voltage level following powering up;
performing a read operation on the first data page while all column bit lines of the second data page are charged to the predetermined positive voltage level,wherein the read operation comprises;
accessing a row of memory cells by activating a word line conductor of the first data page; and
sensing a voltage potential of column bit lines of the first data page after accessing the row; and
charging all column bit lines of the first data page to the predetermined positive voltage level following sensing the voltage potential of the column bit lines of the first data page.
8 Assignments
0 Petitions
Accused Products
Abstract
Embodiments of NAND Flash memory devices and methods recognize that effective column coupling capacitance can be reduced by maintaining a sourced voltage on adjacent columns of an array. Maintaining the columns in a charged state prior to array operations (read, write, and program) reduces current surges and improves data read timing. Devices and methods charge the array columns at pre-charge and following array access operations.
-
Citations
17 Claims
-
1. A method of operating a NAND flash memory device comprising:
-
powering up the memory device in response to an externally supplied power; charging all colunm bit lines of first and second data pages of an array of the memory to a predetermined positive voltage level following powering up; performing a read operation on the first data page while all column bit lines of the second data page are charged to the predetermined positive voltage level, wherein the read operation comprises; accessing a row of memory cells by activating a word line conductor of the first data page; and sensing a voltage potential of column bit lines of the first data page after accessing the row; and charging all column bit lines of the first data page to the predetermined positive voltage level following sensing the voltage potential of the column bit lines of the first data page. - View Dependent Claims (2, 3)
-
-
4. A method of operating a NAND flash memory device comprising:
-
charging all column bit lines of first and second data pages of an array of the memory to a predetermined positive voltage level prior to performing an array access operation; performing a read operation on the first data page while all column bit lines of the second data page are charged to the predetermined positive voltage level; and powering up the memory device in response to an externally supplied power, and wherein charging all column bit lines of the first and second data pages is performed as a step of powering up the memory device. - View Dependent Claims (5, 6, 7)
-
-
8. A method of operating a NAND flash memory device comprising:
-
powering up the memory device in response to an externally supplied power; charging all column bit lines of first and second data pages of an array of the memory to a predetermined positive voltage level following powering up; performing a read operation on the first data page while all column bit lines of the second data page are charged to the predetermined positive voltage level, wherein the read operation comprises accessing a row of memory cells by activating a word line conductor of the first data page, and sensing a voltage potential of column bit lines of the first data page after accessing the row; and re-charging all column bit lines of the first data page to the predetermined positive voltage level following sensing the voltage potential of the column bit lines of the first data page. - View Dependent Claims (9)
-
-
10. A NAND flash memory device comprising:
-
an array of memory cells arranged in accessible rows and columns, wherein each column of memory cells are coupled to a corresponding bit line; control circuitry to perform a read operation on a column of the array of memory cells, wherein the read operation comprises sensing a voltage level of the bit line associated with the column being read, and charging the bit line to a predetermined voltage following sensing the voltage level of the bit line; and wherein the control circuitry charges the bit line to the predetermined voltage during a power-up operation of the memory device. - View Dependent Claims (11, 12)
-
-
13. A NAND flash memory device comprising:
-
an array of memory cells arranged in accessible rows and columns, wherein each column of memory cells are coupled to an associated bit line; and control circuitry to perform a power-up operation on the memory in response to externally provided power, wherein the power-up operation comprises charging all column bit lines of first and second data pages of an array of the memory to a predetermined positive voltage level prior to initiating an array access operation. - View Dependent Claims (14, 15, 16, 17)
-
Specification