Self-biasing transistor structure and an SRAM cell having less than six transistors
First Claim
Patent Images
1. A semiconductor device, comprising:
- a drain region formed in a substantially crystalline semiconductor material and doped with a first type of dopant material;
a source region formed in said substantially crystalline semiconductor material and doped with the first type of dopant material;
a first channel region located between said drain region and said source region and doped with the first type of dopant material;
a second channel region located between said drain region and said source region and adjacent to the first channel region and being doped with a second type of dopant material differing from said first type of dopant material, wherein the first channel region is disposed below said second channel region and said first type of dopant material results in a first type of conductivity and said second type of dopant material results in a second type of conductivity that is inverted with respect to said first type of conductivity; and
a gate electrode disposed above the first and second channel regions and located to enable control of the first and second channel regions, wherein said first and second channel regions in combination define a first threshold voltage of the semiconductor device for transitioning a total conductivity of the first and second channel regions into a low impedance state and a second threshold voltage of the semiconductor device that results in an abrupt conductivity change of the total conductivity of said first and second channel regions when said total conductivity is in the low impedance state.
1 Assignment
0 Petitions
Accused Products
Abstract
By providing a self-biasing semiconductor switch, an SRAM cell having a reduced number of individual active components may be realized. In particular embodiments, the self-biasing semiconductor device may be provided in the form of a double channel field effect transistor that allows the formation of an SRAM cell with less than six transistor elements and, in preferred embodiments, with as few as two individual transistor elements.
-
Citations
25 Claims
-
1. A semiconductor device, comprising:
-
a drain region formed in a substantially crystalline semiconductor material and doped with a first type of dopant material; a source region formed in said substantially crystalline semiconductor material and doped with the first type of dopant material; a first channel region located between said drain region and said source region and doped with the first type of dopant material; a second channel region located between said drain region and said source region and adjacent to the first channel region and being doped with a second type of dopant material differing from said first type of dopant material, wherein the first channel region is disposed below said second channel region and said first type of dopant material results in a first type of conductivity and said second type of dopant material results in a second type of conductivity that is inverted with respect to said first type of conductivity; and a gate electrode disposed above the first and second channel regions and located to enable control of the first and second channel regions, wherein said first and second channel regions in combination define a first threshold voltage of the semiconductor device for transitioning a total conductivity of the first and second channel regions into a low impedance state and a second threshold voltage of the semiconductor device that results in an abrupt conductivity change of the total conductivity of said first and second channel regions when said total conductivity is in the low impedance state. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A static RAM cell, comprising:
-
a select transistor; and an information storage element coupled to said select transistor, said information storage element including less than four transistor elements, wherein one of the transistor elements comprises a first controllable semiconductor device including at least; a first drain region formed in a substantially crystalline semiconductor material and doped with a first type of dopant material; a first source region formed in said substantially crystalline semiconductor material and doped with the first type of dopant material; a first channel region located between said first drain region and said first source region and doped with the first type of dopant material; a second channel region located between said first drain region and said first source region and adjacent to the first channel region and being doped with a second type of dopant material differing from said first type of dopant material, wherein the first channel region is disposed below said second channel region and said first type of dopant material results in a first type of conductivity and said second type of dopant material results in a second type of conductivity that is inverted with respect to said first type of conductivity; and a first gate electrode disposed above the first and second channel regions and located to enable control of the first and second channel regions, wherein said first and second channel regions in combination define a first threshold voltage of the semiconductor device for transitioning a total conductivity of the first and second channel regions into a low impedance state and a second threshold voltage of the semiconductor device that results in an abrupt conductivity change of the total conductivity of said first and second channel regions when said total conductivity is in the low impedance state. - View Dependent Claims (12, 13, 14, 15, 16)
-
-
17. A static RAM cell, comprising:
a transistor element having a gate electrode, a drain region formed in a substantially crystalline semiconductor material and doped with a first type of dopant material, a source region formed in said substantially crystalline semiconductor material and doped with the first type of dopant material, a channel region electrically connected with said gate electrode and controllable by said gate electrode, the channel region including a first sub-region doped with the first type of dopant material and a second sub-region doped with a second type of dopant material differing from said first type of dopant material, wherein the gate electrode is disposed above the first and second channel regions, the first channel region is disposed below said second channel region, said first type of dopant material results in a first type of conductivity and said second type of dopant material results in a second type of conductivity that is inverted with respect to said first type of conductivity, said first and second channel regions in combination define a first threshold voltage of the semiconductor device for transitioning a total conductivity of the first and second channel regions into a low impedance state and a second threshold voltage of the semiconductor device that results in an abrupt conductivity change of the total conductivity of said first and second channel regions when said total conductivity is in the low impedance state, and said transistor element is configured to self-bias said gate electrode to maintain said channel region in a stationary conductive state. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24)
-
25. A static RAM cell comprising two or less transistor elements wherein at least one of the two or less transistor elements is a double channel transistor element that includes at least:
-
a drain region formed in a substantially crystalline semiconductor material and doped with a first type of dopant material; a source region formed in said substantially crystalline semiconductor material and doped with the first type of dopant material; a first channel region located between said drain region and said source region and doped with the first type of dopant material; a second channel region located between said drain region and said source region and adjacent to the first channel region and being doped with a second type of dopant material differing from said first type of dopant material, wherein the first channel region is disposed below said second channel region and said first type of dopant material results in a first type of conductivity and said second type of dopant material results in a second type of conductivity that is inverted with respect to said first type of conductivity; and a gate electrode disposed above the first and second channel regions and located to enable control of the first and second channel regions, wherein said first and second channel regions in combination define a first threshold voltage of the semiconductor device for transitioning a total conductivity of the first and second channel regions into a low impedance state and a second threshold voltage of the semiconductor device that results in an abrupt conductivity change of the total conductivity of said first and second channel regions when said total conductivity is in the low impedance state.
-
Specification