Operating array cells with matched reference cells
First Claim
Patent Images
1. A non-volatile memory (“
- NVM”
) device comprising;
a set of multi-charge storage region data cells; and
a set of multi-charge-storage-region references cells, wherein at least one of said set of multi-charge storage reference cells has a thermal coefficient substantially correlated with a thermal coefficient value associated with a subset of said set of data cells, wherein said subset of data cells is associated with a specific logical state.
4 Assignments
0 Petitions
Accused Products
Abstract
A method for reading a bit of a memory cell in a non-volatile memory (NVM) cell array, the method comprising providing a memory cell comprising a bit to be read and at least one other bit not to be read, and reading the bit to be read with respect to a multi-bit reference cell, the reference cell comprising a first bit at a first non-ground programmed state and a second bit at a second non-ground programmed state. Compared with the prior art, the present invention may enable achieving an improved sensing accuracy together with improved read disturb immunity.
-
Citations
26 Claims
-
1. A non-volatile memory (“
- NVM”
) device comprising;a set of multi-charge storage region data cells; and a set of multi-charge-storage-region references cells, wherein at least one of said set of multi-charge storage reference cells has a thermal coefficient substantially correlated with a thermal coefficient value associated with a subset of said set of data cells, wherein said subset of data cells is associated with a specific logical state. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
- NVM”
-
11. A non-volatile memory device comprising multi-charge storage data memory cells and at least one multi-charge storage reference cell, wherein said at least one multi-charge storage reference cell has a negative temperature coefficient;
- and during operation, comparing a signal generated by one of said data memory cells to a signal generated by said at least one multi-charge storage reference cell.
- View Dependent Claims (12)
-
13. A non-volatile memory device comprising multi-charge storage data memory cells and at least one multi-charge storage reference cell, wherein said at least one multi-charge storage reference cell has a positive temperature coefficient;
- and during operation, comparing a signal generated by one of said data memory cells to a signal generated by said at least one multi-charge storage reference cell.
- View Dependent Claims (14)
-
15. A non-volatile memory device comprising:
- multi-charge storage data memory cells and at least one multi-charge storage reference cell, wherein said at least one multi-charge storage reference cell has a close to zero temperature coefficient; and
during operation, comparing a signal generated by one of said data memory cells to a signal generated by said at least one multi-charge storage reference cell. - View Dependent Claims (16)
- multi-charge storage data memory cells and at least one multi-charge storage reference cell, wherein said at least one multi-charge storage reference cell has a close to zero temperature coefficient; and
-
17. A method of producing a multi-level reference cell for use with a set of data cells, said method comprising:
correlating a thermal coefficient of said multi-level reference cell with a thermal coefficient value associated with the data cells. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25, 26)
Specification