Display device
First Claim
Patent Images
1. A display device comprising:
- an A/D converter for converting an analog video signal into a digital video signal and outputting the digital video signal;
a data controller for taking and processing the digital video signal and outputting the digital video signal to a display unit;
an average gray scale calculator obtaining an average gray scale by averaging a gray scale of each pixel over an entire screen of one frame based on the digital video signal from the A/D converter and for outputting an average gray scale signal;
a display time rate table outputting a magnification signal for reducing a display time rate when the average gray scale exceeds a certain value in accordance with the average gray scale signal; and
a timing signal generator generating an erase start signal for erasing the digital video signal written to the each pixel of the display unit in accordance with the magnification signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A display device, where the power consumption of a display panel can be reduced by controlling a display time rate, including an average gray scale calculator obtaining an average gray scale by averaging a gray scale of each pixel over an entire screen of one frame and for outputting an average gray scale signal, a display time rate table outputting a magnification signal for reducing the display time rate when the average gray scale exceeds a certain value in accordance with the average gray scale signal, and a timing signal generator generating an erase start signal for erasing the digital video signal written to the each pixel in accordance with the magnification signal.
25 Citations
12 Claims
-
1. A display device comprising:
-
an A/D converter for converting an analog video signal into a digital video signal and outputting the digital video signal; a data controller for taking and processing the digital video signal and outputting the digital video signal to a display unit; an average gray scale calculator obtaining an average gray scale by averaging a gray scale of each pixel over an entire screen of one frame based on the digital video signal from the A/D converter and for outputting an average gray scale signal; a display time rate table outputting a magnification signal for reducing a display time rate when the average gray scale exceeds a certain value in accordance with the average gray scale signal; and a timing signal generator generating an erase start signal for erasing the digital video signal written to the each pixel of the display unit in accordance with the magnification signal. - View Dependent Claims (2, 3, 4)
-
-
5. A display device comprising:
-
an A/D converter for converting a analog video signal into a digital video signal and outputting the digital video signal; a data controller for taking and processing the digital video signal, converting the digital video signal into the analog video signal, and outputting the analog video signal to a display unit; an average gray scale calculator obtaining an average gray scale by averaging a gray scale of each pixel over an entire screen of one frame based on the digital video signal from the A/D converter and for outputting an average gray scale signal; a display time rate table outputting a magnification signal for reducing a display time rate when the average gray scale exceeds a certain value in accordance with the average gray scale signal; and a timing signal generator generating an erase start signal for erasing the analog video signal written to the each pixel of the display unit in accordance with the magnification signal. - View Dependent Claims (6, 7, 8)
-
-
9. A display device comprising:
-
an active matrix display unit comprising; a source signal line driver circuit; a first gate signal line driver circuit; a second gate signal line driver circuit; a pixel portion; a plurality of source signal lines connected to the source signal line driver circuit; a plurality of first gate signal lines connected to the first gate signal line driver circuit; a plurality of second gate signal lines connected to the second gate signal line driver circuit; and a power supply line, wherein the pixel portion comprises a plurality of pixels, wherein each of the pixels comprises a switching transistor, an EL driving transistor, an erasing transistor, and an EL element, wherein a gate electrode of the switching transistor is connected to the first gate signal lines, wherein one of a source region and a drain region of the switching transistor is connected to the source signal lines and the other is connected to a gate electrode of the EL driving transistor, wherein a gate electrode of the erasing transistor is connected to the second gate signal lines, wherein one of a source region and a drain region of the erasing transistor is connected to the power supply line and the other is connected to the gate electrode of the EL driving transistor, wherein one of a source region and a drain region of the EL driving transistor is connected to the power supply line and the other is connected to the EL element, and a gray scale control circuit comprising; an A/D converter for converting an analog video signal into a digital video signal and outputting the digital video signal; a data controller for taking and processing the digital video signal and outputting the digital video signal to the active matrix display unit; an average gray scale calculator obtaining an average gray scale by averaging a gray scale of each of the pixels over the entire screen of one frame based on the digital video signal from the A/D converter and for outputting an average gray scale signal; a display time rate table outputting a magnification signal for reducing a display time rate when the average gray scale exceeds a certain value in accordance with the average gray scale signal; and a timing signal generator generating an erase start signal for erasing the digital video signal written to each of the pixels in accordance with the magnification signal, wherein the digital video signal written to each of the pixels is erased by supplying the erase start signal to the second gate signal line driver circuit. - View Dependent Claims (10)
-
-
11. A display device comprising:
-
an active matrix display unit comprising; a source signal line driver circuit a gate signal line driver circuit; a pixel portion; a plurality of source signal lines connected to the source signal line driver circuit; a plurality of gate signal lines connected to the gate signal line driver circuit; and a power supply line, wherein the pixel portion comprises a plurality of pixels, wherein each of the pixels comprises a switching transistor, an EL driving transistor, and an EL element, wherein a gate electrode of the switching transistor is connected to the gate signal lines, wherein one of a source region and a drain region of the switching transistor is connected to the source signal lines and the other is connected to a gate electrode of the EL driving transistor, wherein one of a source region and a drain region of the EL driving transistor is connected to the power supply line and the other is connected to the EL element, and a gray scale control circuit comprising; an A/D converter for converting an analog video signal into a digital video signal and outputting the digital video signal; a data controller for taking and processing the digital video signal, converting the digital video signal into the analog video signal, and outputting the analog video signal to the active matrix display unit; an average gray scale calculator obtaining an average gray scale by averaging a gray scale of each of the pixels over the entire screen of one frame based on the digital video signal from the A/D converter and for outputting an average gray scale signal; a display time rate table outputting a magnification signal for reducing a display time rate when the average gray scale exceeds a certain value in accordance with the average gray scale signal; and a timing signal generator generating an erase start signal for erasing the analog video signal written to each of the pixels in accordance with the magnification signal, wherein the analog video signal written to each of the pixels is erased by supplying the erase start signal to the gate signal line driver circuit. - View Dependent Claims (12)
-
Specification