Pixel clock generation circuit
First Claim
Patent Images
1. A pixel clock generation circuit, comprising:
- a high frequency clock generation unit configured to generate a high frequency clock;
a clock modulation data generation unit configured to generate clock modulation data based on pixel clock phase data indicating timing of a transition in the pixel clock;
a modulation clock generation unit, including a shift register, configured to load the clock modulation data to the shift register in response to a load signal, to shift the clock modulation data based on the high frequency clock outputted from the high frequency clock generation unit, and to modulate the phase of the pixel clock based on a high frequency clock and the shifted clock modulation data to generate a modulated pixel clock; and
a phase adjustment unit that adjusts the phase of an output from each shift register of the pixel clock generation circuit;
the phase adjustment unit comprising M×
N registers (N columns), and where the output from each shift register is latched to each register for a first stage based on high frequency clocks the phase of which is the same, and then shifted using high frequency clocks the phase of which is different from each other.
1 Assignment
0 Petitions
Accused Products
Abstract
A pixel clock generation circuit is disclosed, including a high frequency clock generation unit configured to generate high frequency clock, a clock modulation data generation unit configured to generate clock modulation data based on pixel clock phase data indicating timing of a transition in pixel clock. The pixel clock generation circuit further includes a modulation clock generation unit configured to modulate the frequency and phase of the high frequency clock based on the modulation data thereby to generate modulated pixel clock.
-
Citations
17 Claims
-
1. A pixel clock generation circuit, comprising:
-
a high frequency clock generation unit configured to generate a high frequency clock; a clock modulation data generation unit configured to generate clock modulation data based on pixel clock phase data indicating timing of a transition in the pixel clock; a modulation clock generation unit, including a shift register, configured to load the clock modulation data to the shift register in response to a load signal, to shift the clock modulation data based on the high frequency clock outputted from the high frequency clock generation unit, and to modulate the phase of the pixel clock based on a high frequency clock and the shifted clock modulation data to generate a modulated pixel clock; and a phase adjustment unit that adjusts the phase of an output from each shift register of the pixel clock generation circuit;
the phase adjustment unit comprising M×
N registers (N columns), and where the output from each shift register is latched to each register for a first stage based on high frequency clocks the phase of which is the same, and then shifted using high frequency clocks the phase of which is different from each other. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
Specification