Partial erase verify
First Claim
Patent Images
1. A method for erasing memory cells in a memory array, the method comprising:
- applying an erase pulse to bits of a cell ensemble of a memory cell array; and
designating the entire cell ensemble as erase verified once an erase verification operation on a subgroup of the cell ensemble being erased indicates a memory cell threshold voltage (Vt) of each cell in the subgroup has reached an erase verify (EV) voltage level.
4 Assignments
0 Petitions
Accused Products
Abstract
A method for erasing memory cells in a memory array, the method including applying an erase pulse to bits of a cell ensemble of a memory cell array, and performing an erase verification operation only on a subgroup of the cell ensemble being erased to check if the memory cells threshold voltage (Vt) has been lowered to an erase verify (EV) voltage level.
550 Citations
11 Claims
-
1. A method for erasing memory cells in a memory array, the method comprising:
- applying an erase pulse to bits of a cell ensemble of a memory cell array; and
designating the entire cell ensemble as erase verified once an erase verification operation on a subgroup of the cell ensemble being erased indicates a memory cell threshold voltage (Vt) of each cell in the subgroup has reached an erase verify (EV) voltage level. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
- applying an erase pulse to bits of a cell ensemble of a memory cell array; and
Specification