×

Wastewater fluid level sensing and control system

  • US 7,471,207 B1
  • Filed: 12/14/2006
  • Issued: 12/30/2008
  • Est. Priority Date: 09/29/2003
  • Status: Active Grant
First Claim
Patent Images

1. A method comprising:

  • a) monitoring at least one condition signal with at least one processor of a control panel apparatus, wherein the at least one condition signal is generated by a fluid level sensing device positioned within a reservoir, wherein the at least one condition signal corresponds to a depth level of a fluid in the reservoir, wherein the apparatus includes a housing, wherein the housing includes therein at least one relay operative to open and close at least one AC circuit operative to power run windings of at least one motor of at least one pump, wherein the at least one processor includes at least one first program, wherein the at least one processor is operative responsive to the at least one first program to cause the at least one relay to at least one of open and close the at least one AC circuit;

    b) determining with the at least one processor that the at least one condition signal corresponds to at least one predetermined condition associated with the fluid in the reservoir;

    c) responsive to (b) controlling operation of the at least one pump with the at least one processor to change a depth level of the fluid in the reservoir, including causing with the at least one processor the at least one relay to at least one of open and close the at least one AC circuit;

    d) installing at least one optional circuit in operative connection with the at least one processor, wherein the at least one optional circuit includes a data store, wherein the data store includes at least one second program;

    e) through operation of the at least one optional circuit and the at least one processor, updating the at least one processor to be capable of executing the at least one second program;

    f) re-carrying out steps (a), (b), and (c) with the at least one processor responsive to the at least one second program; and

    g) through operation of the at least one processor responsive to the at least one second program, causing information associated with step (f) to be communicated to the at least one optional circuit.

View all claims
  • 7 Assignments
Timeline View
Assignment View
    ×
    ×