Chip structure and process for forming the same
First Claim
1. A method for fabricating a chip, comprising:
- providing a wafer comprising a silicon substrate, a transistor in or on said silicon substrate, a first copper layer over said silicon substrate, a second copper layer over said first copper layer and over said silicon substrate, a dielectric layer between said first and second copper layers, a copper plug in said dielectric layer and between said first and second copper layers, wherein said copper plug connects said first and second copper layers, a first conductive pad over said silicon substrate, a second conductive pad over said silicon substrate, a passivation layer over said first and second copper layers and over said dielectric layer, wherein said passivation layer comprises a nitride, and wherein a first opening in said passivation layer is over said first conductive pad and exposes said first conductive pad, and a second opening in said passivation layer is over said second conductive pad and exposes said second conductive pad, wherein said first opening has a width between 0.5 and 20 micrometers, and a first polymer layer on said passivation layer, wherein a third opening in said first polymer layer is over said first conductive pad and exposes said first conductive pad, and a fourth opening in said first polymer layer is over said second conductive pad and exposes said second conductive pad, and wherein said first polymer layer has a thickness between 1 and 100 micrometers and greater than that of said passivation layer, wherein said first polymer layer is formed by a process comprising spin coating a photosensitive material, and wherein said third and fourth openings are formed by a process comprising a photolithography process; and
forming a metallization structure over said wafer, on said first polymer layer and on said first and second conductive pads, wherein said first conductive pad is connected to said second conductive pad through said metallization structure, and wherein said forming said metallization structure comprises forming a metal layer on said first polymer layer and on said first and second conductive pads, wherein said forming said metal layer comprises a sputtering process, followed by forming a photoresist layer on said metal layer, wherein a fifth opening in said photoresist layer exposes said metal layer, followed by electroplating a third copper layer on said metal layer exposed by said fifth opening, followed by removing said photoresist layer, followed by removing said metal layer not under said third copper layer.
3 Assignments
0 Petitions
Accused Products
Abstract
A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer. The second built-up layer is provided with a second dielectric body and a second interconnection scheme, wherein the second interconnection scheme interlaces inside the second dielectric body and is electrically connected to the first interconnection scheme. The second interconnection scheme is constructed from at least one second metal layer and at least one via metal filler, wherein the second metal layer is electrically connected to the via metal filler. The thickness, width, and cross-sectional area of the traces of the second metal layer are respectively larger than those of the first metal layers.
65 Citations
20 Claims
-
1. A method for fabricating a chip, comprising:
-
providing a wafer comprising a silicon substrate, a transistor in or on said silicon substrate, a first copper layer over said silicon substrate, a second copper layer over said first copper layer and over said silicon substrate, a dielectric layer between said first and second copper layers, a copper plug in said dielectric layer and between said first and second copper layers, wherein said copper plug connects said first and second copper layers, a first conductive pad over said silicon substrate, a second conductive pad over said silicon substrate, a passivation layer over said first and second copper layers and over said dielectric layer, wherein said passivation layer comprises a nitride, and wherein a first opening in said passivation layer is over said first conductive pad and exposes said first conductive pad, and a second opening in said passivation layer is over said second conductive pad and exposes said second conductive pad, wherein said first opening has a width between 0.5 and 20 micrometers, and a first polymer layer on said passivation layer, wherein a third opening in said first polymer layer is over said first conductive pad and exposes said first conductive pad, and a fourth opening in said first polymer layer is over said second conductive pad and exposes said second conductive pad, and wherein said first polymer layer has a thickness between 1 and 100 micrometers and greater than that of said passivation layer, wherein said first polymer layer is formed by a process comprising spin coating a photosensitive material, and wherein said third and fourth openings are formed by a process comprising a photolithography process; and forming a metallization structure over said wafer, on said first polymer layer and on said first and second conductive pads, wherein said first conductive pad is connected to said second conductive pad through said metallization structure, and wherein said forming said metallization structure comprises forming a metal layer on said first polymer layer and on said first and second conductive pads, wherein said forming said metal layer comprises a sputtering process, followed by forming a photoresist layer on said metal layer, wherein a fifth opening in said photoresist layer exposes said metal layer, followed by electroplating a third copper layer on said metal layer exposed by said fifth opening, followed by removing said photoresist layer, followed by removing said metal layer not under said third copper layer. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method for fabricating a chip, comprising:
-
providing a wafer comprising a silicon substrate, a transistor in or on said silicon substrate, a first copper layer over said silicon substrate, a second copper layer over said first copper layer and over said silicon substrate, a dielectric layer between said first and second copper layers, a copper plug in said dielectric layer and between said first and second copper layers, wherein said copper plug connects said first and second copper layers, a first conductive pad over said silicon substrate, a second conductive pad over said silicon substrate, a passivation layer over said first and second copper layers and over said dielectric layer, wherein said passivation layer comprises a nitride, and wherein a first opening in said passivation layer is over said first conductive pad and exposes said first conductive pad, and a second opening in said passivation layer is over said second conductive pad and exposes said second conductive pad, wherein said first opening has a width between 0.5 and 20 micrometers, and a first polymer layer on said passivation layer, wherein a third opening in said first polymer layer is over said first conductive pad and exposes said first conductive pad, and a fourth opening in said first polymer layer is over said second conductive pad and exposes said second conductive pad, and wherein said first polymer layer has a thickness between 1 and 100 micrometers and greater than that of said passivation layer, wherein said first polymer layer is formed by a process comprising spin coating a photosensitive material, and wherein said third and fourth openings are formed by a process comprising a photolithography process; and forming a metallization structure over said wafer, on said first polymer layer and on said first and second conductive pads, wherein said first conductive pad is connected to said second conductive pad through said metallization structure, and wherein said forming said metallization structure comprises forming a first metal layer on said first polymer layer and on said first and second conductive pads, wherein said forming said first metal layer comprises a sputtering process, followed by forming a photoresist layer on said first metal layer, wherein a fifth opening in said photoresist layer exposes said first metal layer, followed by electroplating a second metal layer on said first metal layer exposed by said fifth opening, followed by removing said photoresist layer, followed by removing said first metal layer not under said second metal layer. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14)
-
-
15. A method for fabricating a chip, comprising:
-
providing a wafer comprising a silicon substrate, a transistor in or on said silicon substrate, a first copper layer over said silicon substrate, a second copper layer over said first copper layer and over said silicon substrate, a dielectric layer between said first and second copper layers, a copper plug in said dielectric layer and between said first and second copper layers, wherein said copper plug connects said first and second copper layers, a conductive pad over said silicon substrate, a passivation layer over said first and second copper layers and over said dielectric layer, wherein said passivation layer comprises a nitride, and wherein a first opening in said passivation layer is over said conductive pad and exposes said conductive pad, wherein said first opening has a width between 0.5 and 20 micrometers, and a first polymer layer on said passivation layer, wherein a second opening in said first polymer layer is over said conductive pad and exposes said conductive pad, and wherein said first polymer layer has a thickness between 1 and 100 micrometers and greater than that of said passivation layer, wherein said first polymer layer is formed by a process comprising spin coating a photosensitive material, and wherein said second opening is formed by a process comprising a photolithography process; and forming a metallization structure over said wafer, on said first polymer layer and on said conductive pad, wherein said forming said metallization structure comprises forming a metal layer on said first polymer layer and on said conductive pad, wherein said forming said metal layer comprises a sputtering process, followed by forming a photoresist layer on said metal layer, wherein a third opening in said photoresist layer exposes said metal layer, followed by electroplating a third copper layer on said metal layer exposed by said third opening, followed by removing said photoresist layer, followed by removing said metal layer not under said third copper layer. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification