Correlated-double-sampling (CDS) with amplification in image sensing device

• US 7,492,401 B2
• Filed: 01/31/2005
• Issued: 02/17/2009
• Est. Priority Date: 02/03/2004
• Status: Expired due to Fees

• Current Assignee: Samsung Electronics Co. Ltd.
• Original Assignee: Samsung Electronics Co. Ltd.
• Inventors: Lim, Su-Hun
• Primary Examiner(s): Ye; Lin
• Assistant Examiner(s): Pasiewicz; Daniel M
• Application Number:
  US11/046,946
• Publication Number:
  US 20050168601A1
• Time in Patent Office: 1,478 Days
• Field of Search: 348/241, 348/294, 348300-302, 348/308, 250/208.1, 341/155
• US Class Current: 348/300
• CPC Class Codes: H03F 3/005 using switched capacitors, e.g. dynamic amplifiers; using switched capacitors as resistors in differential amplifiers H03F3/45 takes precedence
• CPC Class Codes: H04N 25/616 involving a correlated sampling function, e.g. correlated double sampling [CDS] or triple sampling
• CPC Class Codes: H04N 25/772 comprising A/D, V/T, V/F, I/T or I/F converters
• CPC Class Codes: H04N 25/78 Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters

Abstract

A correlated double sampling (CDS) amplifier for an image sensing device includes a plurality of capacitors and a switching network coupled to the plurality of capacitors and to a pixel of the image sensing device. The switching network is configured to couple the capacitors in parallel as an initial CDS difference voltage is generated, and then is configured to couple the capacitors in series for generating a final CDS difference voltage that is a multiple of the initial CDS difference voltage.

Claims

1. A correlated double sampling (CDS) amplifier, comprising:

a plurality of capacitors; and

a switching network coupled to the plurality of capacitors and to a pixel of an image sensing device;

wherein the switching network is configured to couple the capacitors in parallel as an initial CDS difference voltage is generated, and then is configured to couple the capacitors in series for generating a final CDS difference voltage that is a multiple of the initial CDS difference voltage,

and wherein the initial and final CDS difference voltages are determined for a signal sampling from said one pixel of the image sensing device,

and wherein the initial CDS difference voltage is a difference between a reset voltage and an image signal voltage for the pixel.

2. The CDS amplifier of claim 1, wherein the final CDS difference voltage is N times the initial CDS difference voltage, with N being an integer.

3. The CDS amplifier of claim 2, wherein the plurality of capacitors includes:

a first set of N capacitors coupled to a ramp signal generator and to the pixel; and

a second set of N capacitors coupled to the pixel and an output node that generates an input voltage to an analog-to-digital converter;

and wherein the switching network includes;

a pixel sampling switch coupled between the pixel and each of the first and second set of N capacitors.

4. The CDS amplifier of claim 3, wherein the ramp signal generator generates an initial ramp voltage until the final CDS difference voltage is generated.

5. The CDS amplifier of claim 4, wherein a controller controls the switching network to couple the N capacitors of the first set in parallel and to couple the N capacitors of the second set in parallel for generating at the output node the initial CDS difference voltage offset from the initial ramp voltage, during a signal sampling period.

6. The CDS amplifier of claim 5, wherein the controller controls the switching network to couple the N capacitors of the first set in series and to couple the N capacitors of the second set in series for generating at the output node the final CDS difference voltage offset from the initial ramp voltage, after the signal sampling period.

7. The CDS amplifier of claim 1, wherein the image sensing device is of a CMOS image sensor (CIS) type.

8. An image sensing device, comprising:

a pixel for generating a reset voltage and an image signal voltage;

a correlated double sampling (CDS) amplifier for generating an initial CDS difference voltage from the reset voltage and the image signal voltage, and for generating a final CDS difference voltage that is a multiple of the initial CDS difference voltage,

and wherein the initial and final CDS difference voltages are determined for a signal sampling from said one pixel of the image sensing device; and

an analog-to-digital converter for converting the final CDS difference voltage that is an analog signal into a digital signal,

wherein the CDS amplifier includes;

a plurality of capacitors; and

a switching network coupled to the plurality of capacitors and to the pixel;

and wherein the image sensing device further includes;

a controller for configuring the switching network to couple the capacitors in parallel as the initial CDS difference voltage is generated, and then to couple the capacitors in series for generating the final CDS difference voltage.

9. The image sensing device of claim 8, wherein the final CDS difference voltage is N times the initial CDS difference voltage, with N being an integer.

10. The image sensing device of claim 9, wherein the plurality of capacitors includes:

a first set of N capacitors coupled to a ramp signal generator and to the pixel; and

a second set of N capacitors coupled to the pixel and an output node that generates an input voltage for the analog-to-digital converter;

and wherein the switching network includes;

a pixel sampling switch coupled between the pixel and each of the first and second set of N capacitors.

11. The image sensing device of claim 10, wherein the ramp signal generator generates an initial ramp voltage before the final CDS difference voltage is generated, and wherein the analog-to-digital converter includes a comparator that compares the input voltage at the output node to the initial ramp voltage.

12. The image sensing device of claim 11,

wherein the controller controls the switching network to couple the N capacitors of the first set in parallel and to couple the N capacitors of the second set in parallel for generating the input voltage that is the initial CDS difference voltage offset from the initial ramp voltage, during a signal sampling period;

and wherein the controller controls the switching network to couple the N capacitors of the first set in series and to couple the N capacitors of the second set in series for generating the input voltage that is the final CDS difference voltage offset from the initial ramp voltage, after the signal sampling period.

13. The image sensing device of claim 8, wherein the image sensing device is of a CMOS image sensor (CIS) type.

14. A method for correlated double sampling (CDS) within an image sensing device, comprising:

configuring a switching network to couple respective capacitors within each of a plurality of sets in parallel as an initial CDS difference voltage is generated for a pixel; and

configuring the switching network to couple the respective capacitors within each of the sets in series for generating a final CDS difference voltage that is a multiple of the initial CDS difference voltage,

and wherein the initial and final CDS difference voltages are determined for a signal sampling from said one pixel of the image sensing device,

and wherein the initial CDS difference voltage is a difference between a reset voltage and an image signal voltage for the pixel.

15. The method of claim 14, wherein the plurality of sets includes a first set of N capacitors coupled to a ramp signal generator and to the pixel and includes a second set of N capacitors coupled to the pixel and an output node that generates an input voltage to an analog-to-digital converter, and wherein the switching network includes a pixel sampling switch coupled between the pixel and each of the first and second set of N capacitors.

16. The method of claim 15, wherein the ramp signal generator generates an initial ramp voltage until the final CDS difference voltage is generated, and the method further comprising:

configuring the switching network to couple the N capacitors of the first set in parallel and to couple the N capacitors of the second set in parallel for generating at the output node the initial CDS difference voltage offset from the initial ramp voltage, during a signal sampling period; and

configuring the switching network to couple the N capacitors of the first set in series and to couple the N capacitors of the second set in series for generating at the output node the final CDS difference voltage offset from the initial ramp voltage, after the signal sampling period.

17. The method of claim 14, wherein the image sensing device is of a CMOS image sensor (CIS) type.