Secure patch installation for WWAN systems
First Claim
1. A WWAN (Wireless Wide Area Network) communication device comprising:
- a first processor arranged to process patches updating software running on the WWAN communication device;
a second processor arranged to provide a first set of said patches to said first processor; and
a memory storing a second set of said patches to be processed by said first processor;
wherein the second processor is further arranged to send a patch end signal to said first processor, the patch end signal causing the first processor to stop processing of patches provided by the second processor; and
wherein the first processor is further arranged to process the patches stored in said memory independently of said patch end signal.
7 Assignments
0 Petitions
Accused Products
Abstract
The present invention relates methods for patching WWAN (Wireless Wide Area Network) communication devices and corresponding WWAN communication devices, integrated circuit chips and computer-readable media. The WWAN communication device includes a first processor, a second processor and a memory. The first processor is arranged to process patches updating software running on the WWAN communication device. The second processor is arranged to provide a first set of the patches to the first processor. The memory stores a second set of the patches to be processed by the first processor. The second processor is further arranged to send a patch end signal to the first processor, the patch end signal causing the first processor to stop processing of patches provided by the second processor. The first processor is further arranged to process the patches stored in the memory independently of the patch end signal.
1 Citation
20 Claims
-
1. A WWAN (Wireless Wide Area Network) communication device comprising:
-
a first processor arranged to process patches updating software running on the WWAN communication device; a second processor arranged to provide a first set of said patches to said first processor; and a memory storing a second set of said patches to be processed by said first processor; wherein the second processor is further arranged to send a patch end signal to said first processor, the patch end signal causing the first processor to stop processing of patches provided by the second processor; and wherein the first processor is further arranged to process the patches stored in said memory independently of said patch end signal. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method of patching a WWAN (Wireless Wide Area Network) communication device, the method comprising:
-
operating a first processor to process patches updating the software of the WWAN communication device; operating a second processor to provide a first set of said patches to said first processor; and storing a second set of said patches in a memory of said WWAN communication device; wherein operating said second processor comprises sending a patch end signal to said first processor, the patch end signal causing the first processor to stop processing of patches provided by the second processor; and wherein operating said first processor comprises processing the patches stored in said memory independently of said patch end signal. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. A computer-readable medium comprising computer-executable instructions that, when executed by a WWAN communication device, cause the WWAN communication device to perform the acts of:
-
operating a first processor to process patches updating the software of the WWAN communication device; operating a second processor to provide a first set of said patches to said first processor; and storing a second set of said patches in a memory of said WWAN communication device; wherein operating said second processor comprises sending a patch end signal to said first processor, the patch end signal causing the first processor to stop processing of patches provided by the second processor; and wherein operating said first processor comprises processing the patches stored in said memory independently of said patch end signal.
-
Specification