Mechanism for enabling full data bus utilization without increasing data granularity
First Claim
Patent Images
1. A memory device including an integrated circuit, the integrated circuit comprising:
- a set of one or more control ports;
a first memory portion comprising a first plurality of storage cells, said first memory portion to be coupled to a data bus;
a second memory portion comprising a second plurality of storage cells, said second memory portion to be coupled to said data bus; and
an interface coupled to said set of one or more control ports to receive one or more access requests, said interface to access either said first memory portion or said second memory portion in response to receiving a respective access request and according to portion information in the respective access request, each access request comprising a row command and a column command, said interface being configured to receive a complete access request in an amount of time less than or equal to a time required to cycle one of the first and second memory portions once.
3 Assignments
0 Petitions
Accused Products
Abstract
A memory is disclosed comprising a first memory portion, a second memory portion, and an interface, wherein the memory portions are electrically isolated from each other and the interface is capable of receiving a row command and a column command in the time it takes to cycle the memory once. By interleaving access requests (comprising row commands and column commands) to the different portions of the memory, and by properly timing these access requests, it is possible to achieve full data bus utilization in the memory without increasing data granularity.
-
Citations
81 Claims
-
1. A memory device including an integrated circuit, the integrated circuit comprising:
-
a set of one or more control ports; a first memory portion comprising a first plurality of storage cells, said first memory portion to be coupled to a data bus; a second memory portion comprising a second plurality of storage cells, said second memory portion to be coupled to said data bus; and an interface coupled to said set of one or more control ports to receive one or more access requests, said interface to access either said first memory portion or said second memory portion in response to receiving a respective access request and according to portion information in the respective access request, each access request comprising a row command and a column command, said interface being configured to receive a complete access request in an amount of time less than or equal to a time required to cycle one of the first and second memory portions once. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A memory including an integrated circuit, the integrated circuit comprising:
-
a set of one or more control ports; a first memory portion comprising a first plurality of storage cells, and a first set of sense amplifiers to be coupled between a data bus and said first plurality of storage cells, said first memory portion capable of being cycled once in an amount of time T; a second memory portion comprising a second plurality of storage cells, and a second set of sense amplifiers to be coupled between said data bus and said second plurality of storage cells, said second memory portion also capable of being cycled once in said amount of time T; and an interface coupled to said set of one or more control ports to receive one or more access requests, said interface to access either said first memory portion or said second memory portion in response to receiving a respective access request and according to portion information in the respective access request, said interface being configured to receive at least a first row command in a first access request and a second row command in a second access request in an amount of time X, where X is less than or equal to T; wherein said first row command causes said first set of sense amplifiers to be activated while said second row command causes said second set of sense amplifiers to be activated. - View Dependent Claims (22)
-
-
23. A method for accessing a memory, comprising:
-
receiving a first access request on a set of one or more control ports, said first access request comprising a first row command; in response to said first access request, accessing a first set of storage cells in a first portion of said memory; receiving a second access request on said set of one or more control ports, said second access request comprising a second row command; and in response to said second access request, accessing a second set of storage cells in a second portion of said memory; wherein said first row command and second row command are received within an amount of time not greater than a time required to cycle one of the first and second portions of the memory once. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41)
-
-
42. In a memory system wherein a memory comprises a first portion and a second portion, a method for controlling access to said memory, comprising:
-
deriving a first access request to access said first portion of said memory, said first access request comprising a first row command; deriving a second access request to access said second portion of said memory, said second access request comprising a second row command; sending said first row command to said memory; and sending said second row command to said memory; wherein said first row command and said second row command are sent within a time not greater than a time T required to cycle one of the first and second portions of the memory once. - View Dependent Claims (43, 44, 45, 46, 47, 48, 49, 50)
-
-
51. In a memory system wherein a memory device in an integrated circuit is accessible through a memory bus, a method for controlling access to said memory, comprising:
-
deriving a first access request, said first access request being directed to a first memory portion of said memory device; sending said first access request to said memory device for processing, said first access request causing first data to be read out of or written into said first memory portion, said first data being of one base granularity in size; deriving a second access request; determining whether said second access request is directed to said first memory portion; and in response to a determination that said second access request is not directed to said first memory portion, sending said second access request to said memory device, said second access request causing second data to be read out of or written into a second memory portion, said second data being of one base granularity in size, wherein said sending of said second access request is timed such that said second data follows said first data on said memory bus with substantially no idle time in between. - View Dependent Claims (52, 53, 54, 55)
-
-
56. A memory system, comprising:
-
a data bus, a memory device in an integrated circuit, comprising; a set of one or more control ports; a first memory portion comprising a first plurality of storage cells, said first memory portion coupled to said data bus, and capable of being cycled once in an amount of time T; a second memory portion comprising a second plurality of storage cells, said second memory portion coupled to said data bus, and also capable of being cycled once in said amount of time T; and an interface coupled to said set of one or more control ports to receive one or more access requests to access either said first memory portion or said second memory portion, each access request comprising a row command and a column command, said interface is configured to receive a complete access request in an amount of time X, where X is less than or equal to T; and a controller coupled to said data bus and said set of one or more control ports to control operation of said memory device, said controller configured to send a complete access request in an amount of time that is substantially the same as said amount of time X. - View Dependent Claims (57, 58, 59, 60, 61, 62, 63, 64, 65, 66)
-
-
67. A memory device in an integrated circuit to be coupled to a data bus, comprising:
-
a first memory portion comprising a first plurality of storage cells; a second memory portion comprising a second plurality of storage cells; and an interface to receive a plurality of access requests, each access request for accessing one of said first and second memory portions and including a column command, said plurality of access requests being timed such that a first column command for accessing said first memory portion and a second column command for accessing said second memory portion are both received by said interface in a time period not longer than an amount of time required to cycle one of the first and second memory portions once. - View Dependent Claims (68, 69, 70, 71)
-
-
72. A memory device in an integrated circuit to be coupled to a data bus, comprising:
-
a first memory portion; a second memory portion; an interface to receive access requests and to forward respective access requests to respective ones of said first and second memory portions, said access requests including a first access request causing first data to be read out of or written into said first memory portion and a second access request causing second data to be read out of or written into said second memory portion, said first data being of one base granularity in size, said second data being of one base granularity in size and following said first data on said memory bus with substantially no idle time in between; and wherein said first access request includes a first column command and said second access request includes a second column command, and wherein said interface is configured to receive both said first and second column commands within a time period not longer than an amount of time required to cycle one of said first and second memory portions once. - View Dependent Claims (73, 74)
-
-
75. A method performed by a memory device in an integrated circuit coupled to a data bus, comprising:
-
receiving a first access request at said memory device, said first access request for accessing a first memory portion of said memory device and including a column command; in response to said first access request, writing first data from said data bus into said first portion of said memory, said first data being of one base granularity in size; receiving a second access request at said memory device, said second access request for accessing a second memory portion of said memory device and including a second column command; and in response to said second access request, writing second data from said data bus into said second portion of said memory, said second data being of one base granularity in size; wherein said first and second column commands are received within such a time period that said second data follows said first data on said data bus with substantially no idle time in between; and wherein said time period is not longer than an amount of time required to cycle one of the first and second portions of the memory device once. - View Dependent Claims (76)
-
-
77. A method performed by a memory device in an integrated circuit coupled to a data bus, comprising:
-
receiving a first access request; in response to said first access request, placing first data from a first memory portion of said memory device on said data bus, said first data being of one base granularity in size; receiving a second access request; and in response to said second access request, placing second data from a second memory portion of said memory device on said data bus, said second data being of one base granularity in size; wherein said second data follow said first data on said data bus with substantially no idle time in between; and wherein said first access request includes a first column command and said second access request includes a second column command, and wherein said first and second column commands are both received by said memory device within a time period not longer than an amount of time required to cycle one of said first and second memory portions once. - View Dependent Claims (78, 79)
-
-
80. A method for accessing an integrated circuit memory device, comprising:
-
deriving a first access request to access a first memory portion of said memory device, said first access request including a first column command; deriving a second access request to access a second memory portion of said memory device, said second access request comprising a second column command; sending said first column command to said memory device; and sending said second column command to said memory device within such a time after sending said first column command that said first and second column commands are both received by said memory device within a period of time not longer than a time required to cycle one of said first and second memory portions once. - View Dependent Claims (81)
-
Specification