Pulsed bias having high pulse frequency for filling gaps with dielectric material
First Claim
Patent Images
1. In integrated circuit fabrication, a method for filling a gap with dielectric material by HDP-CVD, comprising:
- providing in a vacuum chamber a substrate containing a gap;
providing a process gas including dielectric-forming constituents;
providing a plasma discharge to create in said vacuum chamber excited species from said process gas;
applying a bias to said substrate, thereby depositing dielectric material in said gap to fill partially said gap and simultaneously sputtering dielectric material in said gap;
wherein said applying a bias comprises;
applying a pulsed bias to said substrate, said pulsed bias having a pulse frequency not less than about 150 Hz, pulses of said pulsed bias having a duty cycle.
1 Assignment
0 Petitions
Accused Products
Abstract
During bottom filling of high aspect ratio gaps and trenches in an integrated circuit substrate using HDP-CVD, a pulsed HF bias is applied to the substrate. In some embodiments, pulsed HF bias is applied to the substrate during etching operations. The pulsed bias typically has a pulse frequency in a range of about from 500 Hz to 20 kHz and a duty cycle in a range of about from 0.1 to 0.95.
409 Citations
27 Claims
-
1. In integrated circuit fabrication, a method for filling a gap with dielectric material by HDP-CVD, comprising:
-
providing in a vacuum chamber a substrate containing a gap; providing a process gas including dielectric-forming constituents; providing a plasma discharge to create in said vacuum chamber excited species from said process gas; applying a bias to said substrate, thereby depositing dielectric material in said gap to fill partially said gap and simultaneously sputtering dielectric material in said gap; wherein said applying a bias comprises; applying a pulsed bias to said substrate, said pulsed bias having a pulse frequency not less than about 150 Hz, pulses of said pulsed bias having a duty cycle. - View Dependent Claims (2, 3, 4, 5, 6, 15, 16, 17, 18, 19, 20)
-
-
7. In integrated circuit fabrication, a method for filling a gap with dielectric material by HDP-CVD, comprising:
-
providing in a vacuum chamber a substrate containing a gap; in a deposition stage; providing a deposition gas including dielectric-forming constituents; providing a plasma discharge to create in said vacuum chamber excited species from said deposition gas; and applying a bias to said substrate, thereby depositing dielectric material in said gap to fill partially said gap and simultaneously sputtering dielectric material in said gap; and thereafter, in an etch stage; providing an etch gas; providing a plasma discharge to create excited species in said vacuum chamber from said etch gas, thereby etching a portion of dielectric material in said gap; and applying a bias to said substrate, thereby sputtering dielectric material in said gap; wherein said applying a bias in said deposition stage and in said etch stage comprises; applying a pulsed bias to said substrate, said pulsed bias having a pulse frequency not less than about 150 Hz, pulses of said pulsed bias having a duty cycle. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14, 21, 22, 23, 24, 25, 26, 27)
-
Specification