Inductive filters and methods of fabrication therefor
First Claim
1. An inductive filter comprising:
- a substrate;
a series of plated through hole (PTH) vias formed in the substrate between a first conductive layer and a second conductive layer, wherein the first conductive layer and the second conductive layer are separated by one or more dielectric layers of the substrate;
conductive material traces within the first conductive layer and the second conductive layer that electrically connect the PTH vias, wherein adjacent PTH vias are electrically connected by a trace on either the first conductive layer or the second conductive layer, and wherein the adjacent PTH vias in the series alternate between being electrically connected by a trace on the first conductive layer or electrically connected by a trace on the second conductive layer;
at least one additional series of PTH vias formed in the substrate; and
additional conductive material traces in the first conductive layer and the second conductive layer that electrically connect the PTH vias in each of the at least one additional series, wherein adjacent PTH vias in the at least one additional series alternate between being electrically connected by traces on the first conductive layer or the second conductive layer.
0 Assignments
0 Petitions
Accused Products
Abstract
A series of plated through hole (PTH) vias are interconnected by traces that alternate between a top surface and a bottom surface of a dielectric board. The PTH vias in the series can be positioned to create a collinear inductive filter, a coil-type inductive filter, or a transformer. Multiple, electrically isolated series of interconnected PTH vias can be used as a multi-phase inductive filter in one embodiment. In another embodiment, multiple series of interconnected PTH vias are electrically connected by a linking portion of conductive material, resulting in a low-resistance inductive filter. Ferromagnetic material patterns can be embedded in the dielectric board to enhance the inductive characteristics of the interconnected via structures. In one embodiment, a closed-end pattern is provided with two series of interconnected vias coiling around the pattern, resulting in an embedded transformer structure. A method of producing an interconnected series of PTH vias includes providing a dielectric board having a series of holes. In some embodiments, the board includes an embedded ferromagnetic material pattern. The holes and the top and bottom surface of the dielectric board have a conductive material thereupon. Portions of the conductive material are selectively removed, resulting in the embedded inductive filter and/or transformer structure.
57 Citations
15 Claims
-
1. An inductive filter comprising:
-
a substrate; a series of plated through hole (PTH) vias formed in the substrate between a first conductive layer and a second conductive layer, wherein the first conductive layer and the second conductive layer are separated by one or more dielectric layers of the substrate; conductive material traces within the first conductive layer and the second conductive layer that electrically connect the PTH vias, wherein adjacent PTH vias are electrically connected by a trace on either the first conductive layer or the second conductive layer, and wherein the adjacent PTH vias in the series alternate between being electrically connected by a trace on the first conductive layer or electrically connected by a trace on the second conductive layer; at least one additional series of PTH vias formed in the substrate; and additional conductive material traces in the first conductive layer and the second conductive layer that electrically connect the PTH vias in each of the at least one additional series, wherein adjacent PTH vias in the at least one additional series alternate between being electrically connected by traces on the first conductive layer or the second conductive layer. - View Dependent Claims (2, 3, 4)
-
-
5. A computer system positioned on a printed circuit board, the computer system comprising:
-
a bus; a memory coupled to the bus; and an integrated circuit package coupled to the bus, including; a package having a first series of plated through hole (PTH) vias that provide electrical connections between a top surface of the package and a bottom surface of the package, wherein the PTH vias in the first series are electrically connected by conductive material traces on the top surface and the bottom surface, and wherein adjacent PTH vias in the first series alternate between being electrically connected by a trace on the top surface or electrically connected by a trace on the bottom surface, and a microprocessor located on the top surface of the package, the microprocessor containing a circuit which is electrically connected to a PTH via of the series of PTH vias. - View Dependent Claims (6, 7)
-
-
8. A computer system positioned on a printed circuit board, the computer system comprising:
-
a bus; a memory coupled to the bus; and an integrated circuit package coupled to the bus, including; a package having a first series of plated through hole (PTH) vias that provide electrical connections between a first conductive layer of the package and a second conductive layer of the package, wherein the PTH vias in the first series are electrically connected by conductive material traces on the first conductive layer and the second conductive layer, and wherein adjacent PTH vias in the first series alternate between being electrically connected by a trace in the first conductive layer or electrically connected by a trace in the second conductive layer, and a microprocessor located on a top surface of the package, the microprocessor containing a circuit which is electrically connected to a PTH via of the series of PTH vias. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A computer system positioned on a printed circuit board, the computer system comprising:
-
a bus; a memory coupled to the bus; an interposer coupled to the bus, including a first series of plated through hole (PTH) vias that provide electrical connections between a top surface of the interposer and a bottom surface of the interposer, wherein the PTH vias in the first series are electrically connected by conductive material traces on the top surface and the bottom surface, and wherein adjacent PTH vias in the first series alternate between being electrically connected by a trace on the top surface or electrically connected by a trace on the bottom surface; and an integrated circuit package coupled to the interposer, including a package and a microprocessor located on a top surface of the package. - View Dependent Claims (14, 15)
-
Specification