×

PVT optimization architecture for always-on GPS receivers

  • US 7,538,726 B1
  • Filed: 04/10/2007
  • Issued: 05/26/2009
  • Est. Priority Date: 04/10/2007
  • Status: Active Grant
First Claim
Patent Images

1. A method to reduce power consumption in a device, comprising the steps of:

  • (A) generating in said device a plurality of pseudorange signals by tracking a plurality of position signals received from a plurality of satellites in a positioning system, at least one of said position signals from each one of said satellites respectively;

    (B) calculating in said device both an initial position and an initial time bias from said pseudorange signals using a processing capability of said device at a normal capacity; and

    (C) calculating in said device both an updated position and an updated time bias using said processing capability reduced to a first capacity, wherein said first capacity (i) consumes less power than said normal capacity and (ii) is suitable to process said updated position and said updated time bias using a limited number comprising less than all of said pseudorange signals being tracked.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×