RFID tags with power rectifiers that have bias
First Claim
Patent Images
1. An RFID circuit comprising:
- first and second input nodes to render an alternating signal between them; and
a power management unit having a plurality of successive stages, each stage having first and second control nodes coupled to the first and second input nodes respectively, a first one of the stages including;
a first switching transistor having a gate and first and second non-controlling terminals, the non-controlling terminals of the first switching transistor being a source and a drain, the gate and the first non-controlling terminal being coupled to receive a first phase of the alternating signal from the first control node of the first stage, andwherein an additional first bias voltage is adapted to be applied between the first non-controlling terminal and the gate of the first switching transistor, andwherein a rectified voltage is adapted to be received between the first and the second non-controlling terminals.
1 Assignment
0 Petitions
Accused Products
Abstract
A system and method for generating a rectified signal in a RFID tag. An alternating signal is received by the RFID tag, and a first phase of the alternating signal is coupled to a gate and to a first non-controlling terminal of a first switching transistor. The non-controlling terminal of the first switching transistor is one of a source and a drain of the first switching transistor. A first bias voltage is applied between the first non-controlling terminal and the first gate of the first switching transistor and a rectified voltage is received between the first non-controlling terminal and a second non-controlling terminal of the first switching transistor.
67 Citations
30 Claims
-
1. An RFID circuit comprising:
-
first and second input nodes to render an alternating signal between them; and a power management unit having a plurality of successive stages, each stage having first and second control nodes coupled to the first and second input nodes respectively, a first one of the stages including; a first switching transistor having a gate and first and second non-controlling terminals, the non-controlling terminals of the first switching transistor being a source and a drain, the gate and the first non-controlling terminal being coupled to receive a first phase of the alternating signal from the first control node of the first stage, and wherein an additional first bias voltage is adapted to be applied between the first non-controlling terminal and the gate of the first switching transistor, and wherein a rectified voltage is adapted to be received between the first and the second non-controlling terminals. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30)
-
Specification