Calibration methods and circuits to calibrate drive current and termination impedance
First Claim
1. An integrated circuit comprising:
- a plurality of driver circuits to transmit data; and
a calibration circuit coupled to the plurality of driver circuits, the calibration circuit to calibrate a drive current and termination resistance of the plurality of driver circuits, the calibration circuit including;
a pad that couples to an external resistor;
a first adjustable impedance coupled to the pad, to develop a first voltage at a first node by drawing a first current through the external resistor, wherein the first impedance is controlled by a first control value, and wherein the first control value is based on a comparison between the first voltage and a reference voltage;
a second adjustable impedance that is controlled based on the first control value; and
a third adjustable impedance, coupled to the second adjustable impedance, to develop a second voltage at a second node by drawing a second current through the second adjustable impedance;
wherein the third adjustable impedance is controlled based on a second control value, wherein the second control value is based on a comparison between the first voltage at the first node and the second voltage at the second node.
1 Assignment
0 Petitions
Accused Products
Abstract
Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.
109 Citations
38 Claims
-
1. An integrated circuit comprising:
-
a plurality of driver circuits to transmit data; and a calibration circuit coupled to the plurality of driver circuits, the calibration circuit to calibrate a drive current and termination resistance of the plurality of driver circuits, the calibration circuit including; a pad that couples to an external resistor; a first adjustable impedance coupled to the pad, to develop a first voltage at a first node by drawing a first current through the external resistor, wherein the first impedance is controlled by a first control value, and wherein the first control value is based on a comparison between the first voltage and a reference voltage; a second adjustable impedance that is controlled based on the first control value; and a third adjustable impedance, coupled to the second adjustable impedance, to develop a second voltage at a second node by drawing a second current through the second adjustable impedance; wherein the third adjustable impedance is controlled based on a second control value, wherein the second control value is based on a comparison between the first voltage at the first node and the second voltage at the second node. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. An integrated circuit comprising;
-
a pad that couples to an external resistor; a first adjustable impedance, coupled to the pad, to develop a first voltage by drawing a first current through the external resistor; a first circuit, coupled to the first adjustable impedance, to provide a first value that calibrates an impedance setting of the first adjustable impedance, wherein the first value is based on a first comparison between the first voltage and a second voltage; a second adjustable impedance that is controlled based on the first value; a third adjustable impedance, coupled to the second adjustable impedance, to develop a third voltage by drawing a second current through the second adjustable impedance; a second circuit, coupled to the second adjustable impedance, to provide a second value that calibrates an impedance setting of the third adjustable impedance, wherein the second value is based on a second comparison between the second voltage and the third voltage; and a plurality of circuits to transmit data, wherein, for each circuit of the plurality of circuits, both a drive current and a termination resistance are set based on the first value and the second value. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23)
-
-
24. A method of generating control values used to calibrate termination impedances for a drive current and termination resistance of a plurality of communication circuits disposed on an integrated circuit device, the method comprising:
-
developing a first voltage by drawing a first current through a first adjustable impedance and an external resistor; comparing the first voltage to a reference voltage to provide a first control value to calibrate an impedance setting of the first adjustable impedance; developing a second voltage by drawing a second current through a second adjustable impedance and a third adjustable impedance, wherein the second adjustable impedance is controlled based on the first value that represents the first impedance setting; and comparing the second voltage to the reference voltage to provide a second control value that represents a second impedance setting of at least one of the second and third adjustable impedances. - View Dependent Claims (25, 26, 27, 28, 29, 30)
-
-
31. An integrated circuit comprising:
-
a plurality of communication circuits to transmit and receive data; and a calibration circuit coupled to the plurality of communication circuits, the calibration circuit to establish control values that calibrate a drive current and termination resistance of the plurality of communication circuits, the calibration circuit including; a pad that couples to an external resistor; a first current source coupled to the pad, the first current source to draw a first current through the external resistor and develop a first voltage at a first node, wherein the first current source is controlled by a first control value, and wherein the first control value holds the first voltage equal to a reference voltage; a second current source that is controlled based on the first control value; and an adjustable resistor, connected in series with the second current source, to develop a second voltage at a second node by passing a second current through the second current source, wherein the adjustable resistor is controlled based on a second control value to hold the second voltage equal to the reference voltage. - View Dependent Claims (32, 33, 34)
-
-
35. An integrated circuit comprising:
-
a pad that couples to an external resistor; a first current source, coupled to the pad, to develop a first voltage by drawing a first current through the external resistor; a first plurality of register bits, coupled to the first current source, to store a first value that calibrates the first current of the first current source, wherein the first value is based on a first comparison between the first voltage and a reference voltage; a second current source that is controlled based on the first value; a digitally adjustable resistor, coupled to the second current source, wherein a second voltage is developed by drawing a second current through the digitally adjustable resistor and the second current source; a second plurality of register bits, coupled to the second adjustable impedance, to store a second value that calibrates an impedance setting of the third adjustable impedance, wherein the second value is based on a second comparison between the second voltage and the reference voltage; and a plurality of drivers to transmit data, wherein, for each driver of the plurality of drivers, at least one of a drive current and a termination resistance is set based on the first value and the second value. - View Dependent Claims (36, 37, 38)
-
Specification