Telecommunications receiver with automatic gain control
First Claim
Patent Images
1. A receiver comprising:
- analog-to-digital circuitry for generating a digital representation, comprising a bit signal, of an amplified analog signal at an input;
adjustable gain control circuitry for receiving a radio signal and outputting the amplified analog signal using a gain determined by a magnitude of the amplified analog signal, the gain being connected directly to the bit signal at an output of the analog-to-digital circuitry;
digital channel filtering circuitry for filtering said digital representation; and
digital processing circuitry for processing the output of said digital channel filtering circuitry,wherein the gain is adjusted by a first amount responsive to a first bit selected from a predetermined plurality of most significant bits in the bit signal, the first bit indicating that the output of the analog-to-digital circuitry has exceeded a first saturation threshold,wherein the gain is adjusted by a second amount responsive to a first set of bits selected from the predetermined plurality of most significant bits in the bit signal, the first set of bits indicating that the output of the analog-to-digital circuitry has exceeded a second saturation threshold,wherein the first amount is not equal to the second amount, andwherein the first saturation threshold is not equal to the second saturation threshold.
1 Assignment
0 Petitions
Accused Products
Abstract
A receiver 30 has an adjustable gain control circuit 32 that provides gain control base on the magnitude of the signal at the input of an analog-to-digital converter 22. The magnitude of a gain increase or decrease can be based on the most significant bits of the analog-to-digital output, indicating whether the analog-to-digital converter is close to saturation, approaching saturation, or well below saturation.
-
Citations
24 Claims
-
1. A receiver comprising:
-
analog-to-digital circuitry for generating a digital representation, comprising a bit signal, of an amplified analog signal at an input; adjustable gain control circuitry for receiving a radio signal and outputting the amplified analog signal using a gain determined by a magnitude of the amplified analog signal, the gain being connected directly to the bit signal at an output of the analog-to-digital circuitry; digital channel filtering circuitry for filtering said digital representation; and digital processing circuitry for processing the output of said digital channel filtering circuitry, wherein the gain is adjusted by a first amount responsive to a first bit selected from a predetermined plurality of most significant bits in the bit signal, the first bit indicating that the output of the analog-to-digital circuitry has exceeded a first saturation threshold, wherein the gain is adjusted by a second amount responsive to a first set of bits selected from the predetermined plurality of most significant bits in the bit signal, the first set of bits indicating that the output of the analog-to-digital circuitry has exceeded a second saturation threshold, wherein the first amount is not equal to the second amount, and wherein the first saturation threshold is not equal to the second saturation threshold. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method of receiving a signal in a receiver, comprising the steps of:
-
generating a digital representation of a signal at an output of an analog-to-digital converter after applying a gain to the signal; adjusting the gain by a magnitude of the signal, the gain being directly connected and responsive to bit values of the digital representation of said output of said analog-to-digital converter; generating a filtered digital representation for a desired channel; and processing the filtered digital representation, wherein adjusting the gain comprises adjusting the gain by a first predetermined amount responsive to a first bit selected from a predetermined plurality of most significant bits from the bit values of the digital representation, the first bit indicating that the output of the analog-to-digital converter has exceeded a first saturation threshold, and adjusting the gain by a second predetermined amount responsive to a first set of bits selected from the predetermined plurality of most significant bits from the bit values of the digital representation, the first set of bits indicating that the output of the analog-to-digital converter has exceeded a second saturation threshold, wherein the first predetermined amount and the second predetermined amount are not equal, and wherein the first saturation threshold is not equal to the second saturation threshold. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A receiver comprising:
-
adjustable gain control circuitry for receiving a radio signal and outputting an amplified analog signal using a gain determined by a magnitude of the amplified analog signal. the gain being connected directly to a single bit sample of a digital representation signal at an output of an analog-to-digital circuitry; digital channel filtering circuitry for filtering said digital representation; and digital processing circuitry for processing the output of said digital channel filtering circuitry, wherein the gain is operable to be adjusted by a first amount responsive to a first bit selected from a predetermined plurality of most significant bits in the single bit sample of the digital representation signal, the first hit indicating that the output of the analog-to-digital circuitry has exceeded a first saturation threshold, wherein the gain is operable to be adjusted by a second amount, responsive to a first set of bits selected from the predetermined plurality of most significant bits in the single bit sample of the digital representation signal, the first set of bits indicating that the output of the analog-to-digital circuitry has exceeded a second saturation threshold, wherein the first amount and the second amount are not equal, and wherein the first saturation threshold is not equal to the second saturation threshold. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24)
-
Specification