Systems and methods for mitigating latency associated with error detection and correction
First Claim
Patent Images
1. A system, comprising:
- an error detection and correction component that receives a data structure, the data structure including a tag that indicates coherency of data in the data structure;
a packet generator that builds a packet for transmission;
a cache coherency controller that receives the tag portion of the data structure and issues a command to the packet generator to build either a request packet or a data packet that includes the data structure, based on the tag portion;
wherein the packet generator builds a packet concurrently with the error detection and correction component checking for errors in the data structure; and
the packet generator builds a data packet that includes the data in the data structure when the tag indicates that the data is the most up to date version of the data.
2 Assignments
0 Petitions
Accused Products
Abstract
Systems and methods for mitigating latency associated with error detection and correction of a data structure are disclosed. One embodiment of a system may comprise a packet generator that builds a response packet associated with a request for a data structure based on a tag portion of the data structure. The system may also comprise an error detection and correction (EDC) component that detects and corrects errors in the data structure concurrently with the building of the response packet by the packet generator.
-
Citations
27 Claims
-
1. A system, comprising:
-
an error detection and correction component that receives a data structure, the data structure including a tag that indicates coherency of data in the data structure; a packet generator that builds a packet for transmission; a cache coherency controller that receives the tag portion of the data structure and issues a command to the packet generator to build either a request packet or a data packet that includes the data structure, based on the tag portion; wherein the packet generator builds a packet concurrently with the error detection and correction component checking for errors in the data structure; and the packet generator builds a data packet that includes the data in the data structure when the tag indicates that the data is the most up to date version of the data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A memory system comprising:
-
an error detection and correction (EDC) component that detects and corrects errors in given code word associated with a data structure formed from a plurality of code words; a packet generator that builds a response packet based on a tag portion of the data structure residing in a first code word of the plurality of code words, the tag portion indicating whether data in the data structure is the most up to date version of the data; a cache coherency controller that receives the tag portion and issues a command to the packet generator to build either a request packet or a data packet that includes the data structure based on the tag portion; and a plurality of memory devices that store the data structure based on a given memory address, and provide the EDC component the plurality of code words in response to a request for the data structure; wherein the EDC component receives the plurality of code words in a sequential manner and forwards a copy of the tag portion from the first code word to the packet generator to facilitate the building of a response packet by the packet generator concurrently with the error detection and correction of the data structure. - View Dependent Claims (14, 15, 16, 17)
-
-
18. A system for correcting errors in a data structure in response to a request for the data structure, the system comprising:
-
means for performing error detection and correction on a data structure that includes a tag portion, the tag portion indicating whether data in the data structure is the most up to date version of the data; means for issuing a command to build a response packet based on the tag portion of the data structure; wherein the means for performing error detection and correction forwards a copy of the tag portion to the means for issuing in response to receiving at least the tag portion of the data structure to facilitate concurrent building of a response packet associated with the data structure with error detection and correction of the data structure; and means for building a response packet based on the issue command concurrently with the error detection and correction on the data structure. - View Dependent Claims (19)
-
-
20. A method for mitigating latency associated with error detection and correction of a data structure, the method comprising:
-
providing a data structure in response to a request for the data structure, the data structure having a tag portion, the tag portion indicating whether data in the data structure is the most up to date version of the data; receiving, by a cache coherency controller, the tag portion of the data structure; issuing a command, by the cache coherency controller, to the packet generator, to build a response packet, wherein the building a response packet comprises building either a request packet or a data packet that includes the data structure, based on the tag portion; building a response packet based on the tag portion; and performing error detection and correction on the data structure concurrently with the building of the response packet. - View Dependent Claims (21, 22, 23, 24)
-
-
25. A method for mitigating latency associated with a data request, the method comprising:
-
providing a plurality of code words forming a data structure in sequential order, a first code word provided of the plurality of code words having a tag portion; building a header of a response packet based on the tag portion; performing error detection and correction on the plurality of code words in sequential order concurrently with the building of the header; and transmitting the response packet with data associated with a given code word that has been determined to be without errors concurrently with the performing of error detection and correction on a subsequent code word. - View Dependent Claims (26, 27)
-
Specification