Digital signal processor
First Claim
Patent Images
1. A digital signal processor, comprising:
- at least one cluster, comprising;
at least two function units, each conducting different type instructions, comprising a load/store unit for executing loading and storing instructions, and an arithmetic unit for performing arithmetic calculations, wherein the load/store unit and the arithmetic unit support pointer instructions;
two index register files respectively connected to the load/store unit and the arithmetic unit, each maintaining an index value and an offset value;
wherein each index register file updates the index value by adding the offset value to the index value after per read operation;
at least two private register files, individually connected to the load/store unit and the arithmetic unit for data storage;
a ping-pong register, connected to the load/store unit and the arithmetic unit for providing exclusively accessible data storage; and
a public register file, comprising;
two read ports, individually connected to the load/store unit and the arithmetic unit, allowing the load/store unit and the arithmetic unit to concurrently read same data from the public register file; and
one write port directly connected to the load/store unit, via which data is input and stored in the public register file.
1 Assignment
0 Petitions
Accused Products
Abstract
A digital signal processor is provided, comprising at least one cluster. The cluster may comprise at least two function units each conducting different instruction types, at least two private register files each associated with one function unit for data storage, a ping-pong register providing exclusively accessible data storage, and a public register file. The public register file comprises at least two read ports, each coupled to a function unit, providing read accessibility for the function units, and one write port to write data to the public register file.
3 Citations
6 Claims
-
1. A digital signal processor, comprising:
-
at least one cluster, comprising; at least two function units, each conducting different type instructions, comprising a load/store unit for executing loading and storing instructions, and an arithmetic unit for performing arithmetic calculations, wherein the load/store unit and the arithmetic unit support pointer instructions; two index register files respectively connected to the load/store unit and the arithmetic unit, each maintaining an index value and an offset value;
wherein each index register file updates the index value by adding the offset value to the index value after per read operation;at least two private register files, individually connected to the load/store unit and the arithmetic unit for data storage; a ping-pong register, connected to the load/store unit and the arithmetic unit for providing exclusively accessible data storage; and a public register file, comprising; two read ports, individually connected to the load/store unit and the arithmetic unit, allowing the load/store unit and the arithmetic unit to concurrently read same data from the public register file; and one write port directly connected to the load/store unit, via which data is input and stored in the public register file. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification