Memory utilizing oxide-conductor nanolaminates
First Claim
Patent Images
1. A method for operating a floating gate transistor array, comprising:
- writing to one or more vertical floating gate transistors arranged in rows and columns extending outwardly from a substrate and separated by trenches in a transistor array, wherein each floating gate transistor in the transistor array includes a source region, a drain region, a channel region between the source and the drain regions, a floating gate in the trenches separated from the channel region by a first gate oxide, and a control gate separated from the floating gate by a second gate oxide, wherein a floating gate region includes at least one oxide-conductor nanolaminate layer with at least one layer of a metal conductor formed using atomic layer deposition techniques, wherein the transistor array includes a number of sourcelines formed in a bottom of the trenches between rows of the vertical floating gate transistors and coupled to the source regions of each floating gate transistor along rows of the vertical floating gate transistors, wherein along columns of the vertical floating gate transistors the source region of each column adjacent vertical floating gate transistors couples to the sourceline in a shared trench, and wherein the transistor array includes a number of bitlines coupled to the drain region along rows in the transistor array, and wherein programming the one or more vertical floating gate transistors includes;
applying a first voltage potential to the drain region of the floating gate transistor;
applying a second voltage potential to the source region of the floating gate transistor; and
applying a control gate potential to the control gate of the floating gate transistor.
7 Assignments
0 Petitions
Accused Products
Abstract
One floating gate transistor embodiment includes a first source/drain region, a second source/drain region, and a channel region therebetween. A floating gate is separated from the channel region by a first gate oxide. The floating gate includes oxide-conductor nanolaminate layers to trap charge in potential wells formed by different electron affinities of the oxide-conductor nanolaminate layers.
179 Citations
28 Claims
-
1. A method for operating a floating gate transistor array, comprising:
writing to one or more vertical floating gate transistors arranged in rows and columns extending outwardly from a substrate and separated by trenches in a transistor array, wherein each floating gate transistor in the transistor array includes a source region, a drain region, a channel region between the source and the drain regions, a floating gate in the trenches separated from the channel region by a first gate oxide, and a control gate separated from the floating gate by a second gate oxide, wherein a floating gate region includes at least one oxide-conductor nanolaminate layer with at least one layer of a metal conductor formed using atomic layer deposition techniques, wherein the transistor array includes a number of sourcelines formed in a bottom of the trenches between rows of the vertical floating gate transistors and coupled to the source regions of each floating gate transistor along rows of the vertical floating gate transistors, wherein along columns of the vertical floating gate transistors the source region of each column adjacent vertical floating gate transistors couples to the sourceline in a shared trench, and wherein the transistor array includes a number of bitlines coupled to the drain region along rows in the transistor array, and wherein programming the one or more vertical floating gate transistors includes; applying a first voltage potential to the drain region of the floating gate transistor; applying a second voltage potential to the source region of the floating gate transistor; and applying a control gate potential to the control gate of the floating gate transistor. - View Dependent Claims (2, 3, 4, 5)
-
6. A method of operating a multistate memory, comprising:
-
writing to one or more vertical floating gate transistors arranged in rows and columns extending outwardly from a substrate and separated by trenches in a DRAM array, wherein each floating gate transistor in the DRAM array includes a source region, a drain region, a channel region between the source and the drain regions, a floating gate in the trenches separated from the channel region by a first gate oxide, and a control gate separated from the floating gate by a second gate oxide, wherein a floating gate region includes at least one oxide-conductor nanolaminate layer with at least one layer of a metal conductor formed using atomic layer deposition techniques, wherein the DRAM array includes a number of sourcelines formed in a bottom of the trenches between rows of the vertical floating gate transistors and coupled to the source regions of each floating gate transistor along rows of the vertical floating gate transistors, wherein along columns of the vertical floating gate transistors the source region of each column adjacent vertical floating gate transistors couples to the sourceline in a shared trench, and wherein the DRAM array includes a number of bitlines coupled to the drain region along rows in the DRAM array, and wherein programming the one or more vertical floating gate transistors includes; biasing a sourceline for two column adjacent vertical floating gate transistors sharing a trench to a voltage higher than VDD; grounding a bitline coupled to one of the drain regions of the two column adjacent vertical floating gate transistors in the vertical floating gate transistors to be programmed; applying a gate potential to the control gate for each of the two column adjacent vertical floating gate transistors to create a hot electron injection into the floating gate of the vertical floating gate transistor to be programmed such that an addressed floating gate transistor becomes a programmed floating gate; reading one or more vertical floating gate transistors in the DRAM array, wherein reading the one or more floating gate transistors includes; grounding a sourceline for two column adjacent vertical floating gate transistors sharing a trench; precharging the drain regions of the two column adjacent vertical floating gate transistors sharing a trench to a fractional voltage of VDD; and applying a gate potential of approximately 1.0 Volt to the control gate for each of the two column adjacent vertical floating gate transistors sharing a trench such that a conductivity state of an addressed vertical floating gate transistor can be compared to a conductivity state of a reference cell. - View Dependent Claims (7, 8, 9, 10, 11)
-
-
12. A method for operating a floating gate transistor in an array, comprising:
writing to one or more vertical floating gate transistors arranged in rows and columns extending outwardly from a substrate and separated by trenches in a transistor array, wherein each floating gate transistor in the transistor array includes a source region, a drain region, a channel region between the source and the drain regions, a floating gate in the trenches separated from the channel region by a first gate oxide, and a control gate separated from the floating gate by a second gate oxide, wherein a floating gate region includes at least one oxide-conductor nanolaminate layer with at least one layer of a metal conductor formed using atomic layer deposition techniques, wherein the transistor array includes a number of sourcelines formed in a bottom of the trenches between rows of the vertical floating gate transistors and coupled to the source regions of each floating gate transistor along rows of the vertical floating gate transistors, wherein along columns of the vertical floating gate transistors the source region of each column adjacent vertical floating gate transistors couples to the sourceline in a shared trench, and wherein the transistor array includes a number of bitlines coupled to the drain region along rows in the transistor array, and wherein programming the one or more vertical floating gate transistors includes; applying a first voltage potential to the drain region of the floating gate transistor; applying a second voltage potential to the source region of the floating gate transistor; applying a control gate potential to the control gate of the floating gate transistor; and storing a programming charge on the floating gate. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20)
-
21. A method for operating a floating gate transistor in an array, comprising:
writing to one or more vertical floating gate transistors arranged in rows and columns extending outwardly from a substrate and separated by trenches in a transistor array, wherein each floating gate transistor in the transistor array includes a source region, a drain region, a channel region between the source and the drain regions, a floating gate in the trenches separated from the channel region by a first gate oxide, and a control gate separated from the floating gate by a second gate oxide, wherein a floating gate region includes at least one oxide-conductor nanolaminate layer with at least one layer of a metal conductor formed using atomic layer deposition techniques, wherein the transistor array includes a number of sourcelines formed in a bottom of the trenches between rows of the vertical floating gate transistors and coupled to the source regions of each floating gate transistor along rows of the vertical floating gate transistors, wherein along columns of the vertical floating gate transistors the source region of each column adjacent vertical floating gate transistors couples to the sourceline in a shared trench, and wherein the transistor array includes a number of bitlines coupled to the drain region along rows in the transistor array, and wherein programming the one or more vertical floating gate transistors includes; applying a first voltage potential to the drain region of the floating gate transistor; applying a second voltage potential to the source region of the floating gate transistor; applying a control gate potential to the control gate of the floating gate transistor; storing a programming charge on the floating gate; and reading the floating gate transistor. - View Dependent Claims (22, 23)
-
24. A method for operating an electronic system, comprising:
-
programming a floating gate transistor in a memory array, including; writing to one or more vertical floating gate transistors arranged in rows and columns extending outwardly from a substrate and separated by trenches in a transistor array, wherein each floating gate transistor in the transistor array includes a source region, a drain region, a channel region between the source and the drain regions, a floating gate in the trenches separated from the channel region by a first gate oxide, and a control gate separated from the floating gate by a second gate oxide, wherein a floating gate region includes at least one oxide-conductor nanolaminate layer with at least one layer of a metal conductor formed using atomic layer deposition techniques, wherein the transistor array includes a number of sourcelines formed in a bottom of the trenches between rows of the vertical floating gate transistors and coupled to the source regions of each floating gate transistor along rows of the vertical floating gate transistors, wherein along columns of the vertical floating gate transistors the source region of each column adjacent vertical floating gate transistors couples to the sourceline in a shared trench, and wherein the transistor array includes a number of bitlines coupled to the drain region along rows in the transistor array, and wherein programming the one or more vertical floating gate transistors includes; applying a first voltage potential to the drain region of the floating gate transistor; applying a second voltage potential to the source region of the floating gate transistor; applying a control gate potential to the control gate of the floating gate transistor; storing a programming charge on the floating gate; reading data from the floating gate transistor; and transmitting the data to a processor within the electronic system. - View Dependent Claims (25, 26, 27, 28)
-
Specification