System and method for optimizing interconnections of components in a multichip memory module
First Claim
1. A memory module comprising;
- a circuit board;
a memory hub positioned on the circuit board;
a plurality of memory devices positioned around the memory hub and arranged in pairs on the same side of the circuit board as one another, each memory device having the same physical pin layout and including pins associated with a first functional group of signals adjacent a first end of each memory device and pins associated with a second functional group of signals adjacent a second end of each memory device, and the first end of each memory device in each pair being positioned adjacent one another on the circuit board and the second end of each device in a pair being positioned adjacent a second end of a device in one of the other pairs;
a plurality of command-address busses, each command-address bus coupled to a port on the memory hub and at least one of the pins associated with the second functional group of signals on each of the at least two memory devices, the two memory devices being from a different pair; and
an edge connector positioned along an edge of the circuit board and coupled to the memory hub.
8 Assignments
0 Petitions
Accused Products
Abstract
An apparatus and method couples memory devices in a memory module to a memory hub on the module such that signals traveling from the hub to the devices have approximately the same propagation time regardless of which device is involved. Specifically, the devices are arranged around the hub in pairs, with each pair of devices being oriented such that a functional group of signals for each device in the pair, such as the data bus signals, are positioned adjacent each other on a circuit board of the module. This allows for a data and control-address busses having approximately the same electrical characteristics to be routed between the hub and each of the devices. This physical arrangement of devices allows high speed operation of the module. In one example, the hub is located in the center of the module and eight devices, four pairs, are positioned around the hub.
-
Citations
30 Claims
-
1. A memory module comprising;
-
a circuit board; a memory hub positioned on the circuit board; a plurality of memory devices positioned around the memory hub and arranged in pairs on the same side of the circuit board as one another, each memory device having the same physical pin layout and including pins associated with a first functional group of signals adjacent a first end of each memory device and pins associated with a second functional group of signals adjacent a second end of each memory device, and the first end of each memory device in each pair being positioned adjacent one another on the circuit board and the second end of each device in a pair being positioned adjacent a second end of a device in one of the other pairs; a plurality of command-address busses, each command-address bus coupled to a port on the memory hub and at least one of the pins associated with the second functional group of signals on each of the at least two memory devices, the two memory devices being from a different pair; and an edge connector positioned along an edge of the circuit board and coupled to the memory hub. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A memory module comprising:
-
a circuit board; a memory hub positioned on the circuit board; a plurality of memory devices positioned around the memory hub and arranged in pairs on the same side of the circuit board as one another, each memory device having the same physical pin layout and where the pin layout includes pins associated with a first functional group of signals adjacent a first end of each memory device and pins associated with a second functional group of signals adjacent a second end of each memory device, and the first end of each memory device in each pair being positioned abutting one another on the circuit board; a plurality of command-address busses, each command-address bus coupled to a port on the memory hub and at least one of the pins associated with the second functional group of signals on each of the at least two memory devices, the two memory devices being from a different pair; and an edge connector positioned along an edge of the circuit board and coupled to the memory hub. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A computer system, comprising:
-
a data input device; a data output device; a processor coupled to the data input and data output devices; a controller electrically coupled to the processor, the controller being operable to receive and transmit memory signals on a high-speed data link; at least one memory module coupled to the controller, each memory module comprising; a circuit board; a memory hub positioned on the circuit board; a plurality of memory devices positioned around the memory hub and arranged in pairs on the same side of the circuit board as one another, each memory device having the same physical pin layout and including pins associated with a first functional group of signals adjacent a first end of each memory device and pins associated with a second functional group of signals adjacent a second end of each memory device, and the first end of each memory device in each pair being positioned abutting one another on the circuit board; a plurality of command-address busses, each command-address bus coupled to a port on the memory hub and at least one of the pins associated with the second functional group of signals on each of the at least two memory devices, the two memory devices being from a different pair; and an edge connector positioned along an edge of the circuit board and coupled to the memory hub. - View Dependent Claims (22, 23, 24, 25)
-
-
26. A method of forming a memory module including a circuit board, the method comprising:
-
positioning a memory hub on the circuit board; positioning pairs of memory devices around the memory hub such that both devices in each pair are on the same side of the circuit board and each pair is perpendicular to adjacent pairs, each memory device in a respective pair being physically rotated 180 degrees in the plane of the circuit board relative to the other device in the pair; coupling data signals between the memory hub and each memory device; coupling control-address signals between a port on the memory hub and two memory devices via a common path, the two memory devices being from different pairs; and routing a system bus to the memory hub. - View Dependent Claims (27, 28, 29, 30)
-
Specification