High-speed communication system with a feedback synchronization loop
First Claim
Patent Images
1. A communication system comprising:
- a first processing circuit having a first transmitter to transmit a first clock signal, at least one second transmitter to transmit either a second clock signal or a respective data signal, a first switch circuit to select either the second clock signal or the respective data signal to be transmitted by the at least one second transmitter, and a comparator; and
a second processing circuit having a first receiver to receive the first clock signal from the first transmitter, at least one second receiver to receive either the second clock signal or the respective data signal from the at least one second transmitter, a third transmitter to transmit the first clock signal or the second clock signal, and a second switch circuit to select the first clock signal or the second clock signal to be transmitted by the third transmitter;
wherein the comparator compares a phase of the first clock signal received from the third transmitter at a first time with a phase of the second clock signal received from the third transmitter at a second time.
0 Assignments
0 Petitions
Accused Products
Abstract
In a communications device having a physical layer device and a processing device connected to the physical layer device, the number of input/output (I/O) ports required for communication between the devices in the gigabit range is substantially reduced by utilizing millivolt differential I/O drivers and receivers. In addition, a calibration feedback loop synchronizes the data and clock signals on the processing device, thereby eliminating the need to recover the clock on the processing device.
32 Citations
22 Claims
-
1. A communication system comprising:
-
a first processing circuit having a first transmitter to transmit a first clock signal, at least one second transmitter to transmit either a second clock signal or a respective data signal, a first switch circuit to select either the second clock signal or the respective data signal to be transmitted by the at least one second transmitter, and a comparator; and a second processing circuit having a first receiver to receive the first clock signal from the first transmitter, at least one second receiver to receive either the second clock signal or the respective data signal from the at least one second transmitter, a third transmitter to transmit the first clock signal or the second clock signal, and a second switch circuit to select the first clock signal or the second clock signal to be transmitted by the third transmitter; wherein the comparator compares a phase of the first clock signal received from the third transmitter at a first time with a phase of the second clock signal received from the third transmitter at a second time. - View Dependent Claims (2, 3, 4)
-
-
5. A communication system comprising:
-
a first processing circuit having a first transmitter to transmit a first clock signal, a plurality of second transmitters each to transmit either a second clock signal or a respective one of a plurality of data signals, a first switch circuit to select either the second clock signal or a respective one of the plurality of data signals to be transmitted by each of the plurality second transmitters, and a comparator; and a second processing circuit having a first receiver to receive the first clock signal from the first transmitter, a plurality of second receivers each to receive either the second clock signal or a respective one of the plurality of data signals from a respective one of the plurality of second transmitters, a plurality of third transmitters to transmit the first clock signal or the second clock signal, and a second switch circuit to select the first clock signal or the second clock signal to be transmitted by the plurality of third transmitters; wherein the comparator compares a phase of the first clock signal received from at least one of the plurality of third transmitters at a first time with a phase of the second clock signal received from the at least one of the plurality of third transmitters at a second time. - View Dependent Claims (6, 7, 8)
-
-
9. A communication system comprising:
-
a first processing circuit having a first transmitter to transmit a first clock signal, a second transmitter to transmit a second clock signal, a first receiver, and a comparator; and a second processing circuit having a second receiver to receive the first clock signal from the first transmitter, a third receiver to receive the second clock signal from the second transmitter, a third transmitter to transmit the first clock signal or the second clock signal to the first receiver, and a switch circuit to select the first clock signal or the second clock signal to be transmitted to the first receiver by the third transmitter; wherein the comparator compares a phase of the first clock signal received from the third transmitter at a first time with a phase of the second clock signal received from the third transmitter at a second time. - View Dependent Claims (10, 11, 12)
-
-
13. A communication system comprising:
-
a transmission medium; a first processing circuit having a first receiver to receive a first serial data signal from the transmission medium, a clock generator to generate a first clock signal and a second clock signal, a first transmitter to transmit the first clock signal, a second transmitter to transmit either the second clock signal or the first serial data signal, a first switch circuit to select either the second clock signal or the first serial data signal to be transmitted by the second transmitter, and a comparator; and a second processing circuit having a second receiver to receive the first clock signal from the first transmitter, a third receiver to receive either the second clock signal or the first serial data signal from the second transmitter, a third transmitter to transmit the first clock signal or the second clock signal, and a second switch circuit to select the first clock signal or the second clock signal to be transmitted by the third transmitter; wherein the comparator compares a phase of the first clock signal received from the third transmitter at a first time with a phase of the second clock signal received from the third transmitter at a second time. - View Dependent Claims (14, 15, 16, 17)
-
-
18. A processing circuit comprising:
-
a plurality of first receivers to receive a respective plurality of first serial data signals from a transmission medium; a clock generator to generate a first clock signal and a second clock signal; a first transmitter to transmit the first clock signal; a plurality of second transmitters each to transmit either the second clock signal or a respective one of the plurality of first serial data signals; a switching circuit to select either the second clock signal or one of the plurality of first serial data signals to be transmitted by a respective one of the plurality of second transmitters; a plurality of second receivers to receive the first clock signal and the second clock signal; and a comparator to compare a phase of the first clock signal received by at least one of the plurality of second receivers at a first time with a phase of the second clock signal received by the at least one of the plurality second receivers at a second time. - View Dependent Claims (19, 20, 21, 22)
-
Specification