Logic process DRAM
First Claim
1. A semiconductor integrated circuit device, including a dynamic random access memory (DRAM) unit, the DRAM unit comprising:
- a plurality of bit line pairs,wherein each bit line pair includes a first bit line and a second bit line, wherein the first bit line and the second bit line within each bit line pair are aligned adjacent to each other;
a plurality of word lines,wherein each word line is associated with the bit lines such that an array is formed by the bit lines and the associated word lines;
a first interconnect layer and a second interconnect layer,wherein each of the bit lines is associated with both the first and second interconnect layers;
a plurality of memory cells,wherein each of the plurality of memory cells is associated with every other bit line along each word line; and
a plurality of amplifiers,wherein each of the plurality of amplifiers is in communication with a first bit line and a second bit line within a bit line pair.
2 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor integrated circuit device includes a dynamic random access memory (DRAM) unit. The DRAM unit comprises a plurality of bit line pairs. Each bit line pair includes a first bit line and a second bit line. The first bit line and the second bit line within each bit line pair are aligned adjacent to each other. Each of a plurality of word lines is associated with the bit lines such that an array is formed by the bit lines and the associated word lines. Each bit line is associated with both first and second interconnect layers. Each of a plurality of memory cells is associated with every other bit line along each word line. Each of a plurality of amplifiers is in communication with a first bit line and a second bit line within a bit line pair.
-
Citations
30 Claims
-
1. A semiconductor integrated circuit device, including a dynamic random access memory (DRAM) unit, the DRAM unit comprising:
-
a plurality of bit line pairs, wherein each bit line pair includes a first bit line and a second bit line, wherein the first bit line and the second bit line within each bit line pair are aligned adjacent to each other; a plurality of word lines, wherein each word line is associated with the bit lines such that an array is formed by the bit lines and the associated word lines; a first interconnect layer and a second interconnect layer, wherein each of the bit lines is associated with both the first and second interconnect layers; a plurality of memory cells, wherein each of the plurality of memory cells is associated with every other bit line along each word line; and a plurality of amplifiers, wherein each of the plurality of amplifiers is in communication with a first bit line and a second bit line within a bit line pair. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. An apparatus for reducing noise and overall bit line capacitance in a dynamic random access memory (DRAM) device, comprising:
-
a plurality of pairs of bit line means for conducting electrical signals, wherein each pair of bit line means includes a first bit line means and a second bit line means, wherein the first bit line means and the second bit line means within each pair of bit line means are aligned adjacent to each other; a plurality of word line means, wherein each word line means is associated with the bit line means such that an array is formed by the bit line means and the associated word line means; a first interconnect layer means and a second interconnect layer means, wherein each bit line means within each pair of bit line means is associated with both the first and second interconnect layer means; a plurality of means for storing data, wherein each of the plurality of means for storing data is associated with every other bit line means along each word line means; and a plurality of means for amplifying, wherein each of the plurality of means for amplifying is in communication with a first bit line means and a second bit line means within a pair of bit line means. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A method of reducing noise and overall bit line capacitance in a dynamic random access memory (DRAM) device, the DRAM device including a plurality of bit line pairs, a plurality of word lines, a plurality of memory cells, a first interconnect layer and a second interconnect layer, and a plurality of amplifiers, wherein each bit line pair includes a first bit line and a second bit line, the method comprising the steps of associating each of the bit lines with both the first and second interconnect layers;
- aligning the first bit line and the second bit line within each bit line pair to be adjacent to each other;
associating each word line with the bit lines such that an array is formed by the bit lines and the associated word lines; associating each of the plurality of memory cells with every other bit line along each word line; and bringing each of the plurality of amplifiers into communication with a first bit line and a second bit line within a bit line pair. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30)
- aligning the first bit line and the second bit line within each bit line pair to be adjacent to each other;
Specification