Digital clock controller, radio receiver, and methods for use therewith
First Claim
Patent Images
1. A radio receivers comprising:
- an analog front end to receive a radio signal containing a selected one of a plurality of channel signals, and to convert the selected one of the plurality of channel signals into a digital signal;
a digital clock generator to generate a base clock signal at a base clock frequency that varies based on the selected one of the plurality of channel signals and to generate a digital clock signal having a substantially constant number of digital clock cycles over a predetermined period, wherein the digital clock generator includes a stall cycle module to produce a stall signal in response to a first value of a control signal, and wherein the digital clock generator generates the digital clock signal by;
inserting a plurality of stall cycles in a preliminary clock signal over the predetermined period at a second value of the control signal; and
inserting no stall cycles in the preliminary clock signal over the predetermined period at a third value of the control signal; and
a digital section, operably coupled to the analog front end and the digital clock generator, to convert the digital signal into at least one audio signal that corresponds to the selected one of the plurality of channel signals, the digital section having a first digital module that operates based on the base clock signal and a second digital module that operates based on the digital clock signal.
12 Assignments
0 Petitions
Accused Products
Abstract
A digital clock generator includes a base clock generator for generating a base clock signal at a variable base clock frequency in response to a control signal. A digital clock controller generates a digital clock signal having a substantially constant number of digital clock cycles over a predetermined period.
-
Citations
14 Claims
-
1. A radio receivers comprising:
-
an analog front end to receive a radio signal containing a selected one of a plurality of channel signals, and to convert the selected one of the plurality of channel signals into a digital signal; a digital clock generator to generate a base clock signal at a base clock frequency that varies based on the selected one of the plurality of channel signals and to generate a digital clock signal having a substantially constant number of digital clock cycles over a predetermined period, wherein the digital clock generator includes a stall cycle module to produce a stall signal in response to a first value of a control signal, and wherein the digital clock generator generates the digital clock signal by; inserting a plurality of stall cycles in a preliminary clock signal over the predetermined period at a second value of the control signal; and inserting no stall cycles in the preliminary clock signal over the predetermined period at a third value of the control signal; and a digital section, operably coupled to the analog front end and the digital clock generator, to convert the digital signal into at least one audio signal that corresponds to the selected one of the plurality of channel signals, the digital section having a first digital module that operates based on the base clock signal and a second digital module that operates based on the digital clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A digital clock generator comprising:
-
a base clock generator to generate a base clock signal at a variable base clock frequency in response to a control signal; and a digital clock controller to generate a digital clock signal having a substantially constant number of digital clock cycles over a predetermined period wherein the digital clock controller includes a stall cycle module for producing a stall signal in response to a first value of the control signal, and wherein the digital clock controller is to insert a plurality of stall cycles in a preliminary clock signal over the predetermined period at a second value of the control signal, and to insert no stall cycles in the preliminary clock signal over the predetermined period at a third value of the control signal. - View Dependent Claims (11, 12)
-
-
13. A method, comprising:
-
generating a base clock signal at a variable base clock frequency at a base clock generator in response to a control signal; and generating a digital clock signal having a substantially constant number of digital clock cycles over a predetermined period at a digital clock controller, wherein generating the digital clock signal includes producing a stall signal at a first value of the control signal, inserting a plurality of stall cycles in a preliminary clock signal over the predetermined period at a second value of the control signal, and inserting no stall cycles in the preliminary clock signal over the predetermined period at a third value of the control signal. - View Dependent Claims (14)
-
Specification