NAND flash memory controller exporting a NAND interface
First Claim
1. A controller for interfacing between a host controller in a host device and a flash memory device, the controller comprising:
- a first NAND interface configured to transfer data between the host controller and the controller using a NAND interface protocol, wherein the first NAND interface is further configured to receive, from the host controller, (i) one of a read command and a write command and (ii) a logical address;
an address conversion module configured to convert the logical address received from the host controller to a physical address of the flash memory device;
a second NAND interface configured to transfer data between the controller and the flash memory device using a NAND interface protocol in accordance with the one of the read command and the write command received from the host controller; and
an error correction code (ECC) module configured to calculate ECC bits for data received through at least one of the first and second NAND interfaces.
4 Assignments
0 Petitions
Accused Products
Abstract
A NAND controller for interfacing between a host device and a flash memory device (e.g. a NAND flash memory device) fabricated on a flash die is disclosed. In some embodiments, the presently disclosed NAND controller includes electronic circuitry fabricated on a controller die, the controller die being distinct from the flash die, a first interface (e.g. a host-type interface, for example, a NAND interface) for interfacing between the electronic circuitry and the flash memory device, and a second interface (e.g. a flash-type interface) for interfacing between the controller and the host device, wherein the second interface is a NAND interface. According to some embodiments, the first interface is an inter-die interface. According to some embodiments, the first interface is a NAND interface. Systems including the presently disclosed NAND controller are also disclosed. Methods for assembling the aforementioned systems, and for reading and writing data using NAND controllers are also disclosed.
-
Citations
35 Claims
-
1. A controller for interfacing between a host controller in a host device and a flash memory device, the controller comprising:
-
a first NAND interface configured to transfer data between the host controller and the controller using a NAND interface protocol, wherein the first NAND interface is further configured to receive, from the host controller, (i) one of a read command and a write command and (ii) a logical address; an address conversion module configured to convert the logical address received from the host controller to a physical address of the flash memory device; a second NAND interface configured to transfer data between the controller and the flash memory device using a NAND interface protocol in accordance with the one of the read command and the write command received from the host controller; and an error correction code (ECC) module configured to calculate ECC bits for data received through at least one of the first and second NAND interfaces. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A controller for interfacing between a host controller in a host device and a flash memory device, the controller comprising:
-
a first NAND interface configured to transfer data between the host controller and the controller using a NAND interface protocol, wherein the first NAND interface is further configured to receive, from the host controller, (i) one of a read command and a write command and (ii) a physical address of the flash memory device; a second NAND interface configured to transfer data between the controller and the flash memory device using a NAND interface protocol in accordance with the one of the read command and the write command received from the host controller; and an error correction code (ECC) module configured to calculate ECC bits for data received through at least one of the first and second NAND interfaces. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A method for interfacing between a host controller in a host device and a flash memory device, the method comprising:
performing in a controller in communication with the host controller and the flash memory device; receiving (i) one of a read command and a write command and (ii) a logical address, wherein (i) the one of the read command and the write command and (ii) the logical address are received through a first NAND interface of the controller using a NAND interface protocol; converting the logical address received from the host controller to a physical address of the flash memory device; transferring data between the host controller and the controller in accordance with the one of the read command and the write command received from the host controller, wherein the data is transferred through the first NAND interface of the controller using the NAND interface protocol; transferring data between the controller and the physical address of the flash memory device in accordance with the one of the read command and the write command received from the host controller, wherein the data is transferred through a second NAND interface of the controller using a NAND interface protocol; and calculating error correction code (ECC) bits for the data received through at least one of the first and second NAND interfaces. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26)
-
27. A method for interfacing between a host controller in a host device and a flash memory device, the method comprising:
performing in a controller in communication with the host controller and the flash memory device; receiving (i) one of a read command and a write command and (ii) a physical address of the flash memory device from the host controller, wherein (i) the one of the read command and the write command and (ii) the physical address are received through a first NAND interface of the controller using a NAND interface protocol; transferring data between the host controller and the controller in accordance with the one of the read command and the write command received from the host controller, wherein the data is transferred through the first NAND interface of the controller using the NAND interface protocol; transferring data between the controller and the physical address of the flash memory device in accordance with the one of the read command and the write command received from the host controller, wherein the data is transferred through a second NAND interface of the controller using a NAND interface protocol; and calculating error correction code (ECC) bits for the data received through at least one of the first and second NAND interfaces. - View Dependent Claims (28, 29, 30, 31, 32, 33, 34, 35)
Specification