Parallel pipeline graphics system
DC CAFCFirst Claim
1. A graphics chip comprising:
- a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry;
a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer;
wherein said back-end in the graphics chip comprises multiple parallel pipelines;
wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and
wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading.
2 Assignments
Litigations
6 Petitions
Accused Products
Abstract
The present invention relates to a parallel pipeline graphics system. The parallel pipeline graphics system includes a back-end configured to receive primitives and combinations of primitives (i.e., geometry) and process the geometry to produce values to place in a frame buffer for rendering on screen. Unlike prior single pipeline implementation, some embodiments use two or four parallel pipelines, though other configurations having 2^n pipelines may be used. When geometry data is sent to the back-end, it is divided up and provided to one of the parallel pipelines. Each pipeline is a component of a raster back-end, where the display screen is divided into tiles and a defined portion of the screen is sent through a pipeline that owns that portion of the screen'"'"'s tiles. In one embodiment, each pipeline comprises a scan converter, a hierarchical-Z unit, a z buffer logic, a rasterizer, a shader, and a color buffer logic.
-
Citations
21 Claims
-
1. A graphics chip comprising:
-
a front-end in the graphics chip configured to receive one or more graphics instructions and to output a geometry; a back-end in the graphics chip configured to receive said geometry and to process said geometry into one or more final pixels to be placed in a frame buffer; wherein said back-end in the graphics chip comprises multiple parallel pipelines; wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method for processing computer graphics comprising:
-
receiving one or more graphics instructions in a front-end of a graphics chip and outputting a geometry; receiving said geometry in a back-end of the graphics chip; processing said geometry into one or more final pixels to be placed in a frame buffer, wherein said back-end comprises multiple parallel pipelines; using a setup unit to direct said geometry into one of said multiple parallel pipelines; wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and wherein each of said parallel pipelines further comprises a unified shader and where the unified shader performs both color shading and texture shading based on programmable instructions. - View Dependent Claims (11, 12, 13, 14, 15, 16)
-
-
17. A computer program product comprising:
-
a computer usable medium having computer readable program code embodied therein configured to process computer graphics, said computer program product comprising; computer readable code configured to cause a computer to receive one or more graphics instructions in a front-end of a graphics chip and output a geometry; computer readable code configured to cause a computer to receive said geometry in a back-end of a graphics chip; computer readable code configured to cause a computer to process said geometry into one or more final pixels to be placed in a frame buffer, wherein said back-end comprises multiple parallel pipelines; computer readable code configured to use a setup unit to direct said geometry into one of said multiple parallel pipelines; wherein said geometry is determined to locate in a portion of an output screen defined by a tile; and wherein each of said parallel pipelines further comprises a unified shader that is programmable to perform both color shading and texture shading. - View Dependent Claims (18, 19, 20, 21)
-
Specification