Serial radio frequency to baseband interface with programmable clock
First Claim
Patent Images
1. A method of interfacing a radio frequency (RF) section in a wireless device with a baseband section in the wireless device, the method comprising:
- placing a first data bit of a data signal received by the RF section on a single data bit signal line between the RF section and the baseband section;
providing a falling edge of a data clock on a data clock signal line between the RF section and the baseband section;
placing a second data bit of the data signal on the single data bit signal line;
providing a rising edge of the data clock on the data clock signal line;
serially communicating the first data bit and the second data bit to the baseband section on the single data bit signal line; and
serially communicating the falling edge and the rising edge of the clock signal to the baseband section on the data clock signal line; and
repeating the steps of the method for other pairs of data bits to be communicated to the baseband section.
1 Assignment
0 Petitions
Accused Products
Abstract
An interface between an RF processing section and a baseband processing section supports general purpose message transmission as well as satellite positioning system signal sample transmission between the RF processing section and the baseband processing section. The interface includes a bi-directional message serial interface and a data serial interface. The complexity of the data serial interface may be minimized by using a single data bit signal line in the data serial interface.
36 Citations
20 Claims
-
1. A method of interfacing a radio frequency (RF) section in a wireless device with a baseband section in the wireless device, the method comprising:
-
placing a first data bit of a data signal received by the RF section on a single data bit signal line between the RF section and the baseband section; providing a falling edge of a data clock on a data clock signal line between the RF section and the baseband section; placing a second data bit of the data signal on the single data bit signal line; providing a rising edge of the data clock on the data clock signal line; serially communicating the first data bit and the second data bit to the baseband section on the single data bit signal line; and serially communicating the falling edge and the rising edge of the clock signal to the baseband section on the data clock signal line; and repeating the steps of the method for other pairs of data bits to be communicated to the baseband section. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification