SRAM cell with separate read and write ports
First Claim
Patent Images
1. A dual port static random access memory (SRAM) cell comprising:
- at least one inverter coupled between a positive supply voltage (Vcc) and a complementary low supply voltage (Vss) and having an input and output terminals;
at least one PMOS transistor with its gate, source and drain connected to the output terminal, Vcc and input terminal, respectively;
a write port connected to the input terminal and having a write-word-line, a write-enable and a write-bit-line, wherein the write port further comprises a first switching device and a second switching device connected in series between the input terminal and the write-bit-line; and
a read port connected to either the input or output terminal and having a read-word-line and a read-bit-line, wherein the read port further comprises a first MOS transistor and a second MOS transistor connected in series between the read-bit-line and a supply voltage, wherein a gate of the first MOS transistor is connected to the read-word-line and a gate of the second MOS transistor is directly connected to the input or output terminal, andwherein the dual port SRAM cell is made of no more than seven transistors to reduce its cell size.
1 Assignment
0 Petitions
Accused Products
Abstract
This invention discloses a dual port static random access memory (SRAM) cell, which comprises at least one inverter coupled between a positive supply voltage (Vcc) and a complementary low supply voltage (Vss) and having an input and an output terminals, at least one PMOS transistor with its gate, source and drain connected to the output terminal, Vcc and input terminal, respectively, a write port connected to the input terminal and having a write-word-line, a write-enable and a write-bit-line, and a read port connected to either the input or output terminal and having a read-word-line and a read-bit-line.
46 Citations
22 Claims
-
1. A dual port static random access memory (SRAM) cell comprising:
-
at least one inverter coupled between a positive supply voltage (Vcc) and a complementary low supply voltage (Vss) and having an input and output terminals; at least one PMOS transistor with its gate, source and drain connected to the output terminal, Vcc and input terminal, respectively; a write port connected to the input terminal and having a write-word-line, a write-enable and a write-bit-line, wherein the write port further comprises a first switching device and a second switching device connected in series between the input terminal and the write-bit-line; and a read port connected to either the input or output terminal and having a read-word-line and a read-bit-line, wherein the read port further comprises a first MOS transistor and a second MOS transistor connected in series between the read-bit-line and a supply voltage, wherein a gate of the first MOS transistor is connected to the read-word-line and a gate of the second MOS transistor is directly connected to the input or output terminal, and wherein the dual port SRAM cell is made of no more than seven transistors to reduce its cell size. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A dual port static random access memory (SRAM) cell comprising:
-
at least one inverter coupled between Vcc and Vss and having an input and output terminals; at least one PMOS transistor with its gate, source and drain connected to the output terminal, Vcc and input terminal, respectively; a write-word-line, a write-enable and a write-bit-line; a first and a second switching devices connected in series between the input terminal and the write-bit-line, wherein a first control terminal of the first switching device is connected to the write-word-line and a second control terminal of the second switching device is connected to the write-enable; a read-word-line and a read-bit-line; and a third and a fourth switching devices connected in series between a supply voltage and the read-bit-line, wherein a third control terminal of the third switching device is connected to the read-word-line and a fourth control terminal of the fourth switching device is connected to either the input or output terminal, wherein the third and fourth switching devices are MOS transistors whose gates are directly connected to the read-word-line and the input or output terminal, respectively, and wherein the dual port SRAM cell is made of no more than seven transistors to reduce its cell size. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22)
-
Specification