Low power memory device
First Claim
1. A method of operation within a memory device, the method comprising:
- receiving address information and corresponding enable information in association with a memory access request, wherein the address information includes a row address that specifies a row of storage cells within a storage array of the memory device, and a column address that corresponds to a column of storage cells within the specified row of storage cells, and wherein the enable information includes a first enable value that corresponds to a first storage location formed by a first subset of the column of storage cells, and a second enable value that corresponds to a second storage location formed by a second subset of the column of storage cells; and
selectively transferring data from the first and second storage locations to a bank of sense amplifiers according to states of the first and second enable values, including transferring data from the first storage location to the bank of sense amplifiers if the first enable value is in an enable state and transferring data from the second storage location to the bank of sense amplifiers if the second enable value is in the enable state.
1 Assignment
0 Petitions
Accused Products
Abstract
In a memory device having a memory core and a signal interface, receiving a command that specifies at least a portion of a memory access. During the memory access, transferring data between the memory core and the signaling interface, and transferring the data between the signaling interface and an external signal path, and prior to transferring the data between the signaling interface and the external signal path, receiving enable information to selectively enable at least a first memory resource and a second memory resource, wherein each of the first memory resource and the second memory resource performs a control function associated with the memory access.
-
Citations
28 Claims
-
1. A method of operation within a memory device, the method comprising:
-
receiving address information and corresponding enable information in association with a memory access request, wherein the address information includes a row address that specifies a row of storage cells within a storage array of the memory device, and a column address that corresponds to a column of storage cells within the specified row of storage cells, and wherein the enable information includes a first enable value that corresponds to a first storage location formed by a first subset of the column of storage cells, and a second enable value that corresponds to a second storage location formed by a second subset of the column of storage cells; and selectively transferring data from the first and second storage locations to a bank of sense amplifiers according to states of the first and second enable values, including transferring data from the first storage location to the bank of sense amplifiers if the first enable value is in an enable state and transferring data from the second storage location to the bank of sense amplifiers if the second enable value is in the enable state. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method of operation within a memory device having a plurality of storage banks, the method comprising:
-
receiving, in association with a memory access request, a row address that corresponds to a range of storage locations within the memory device, a column address that corresponds to a group of storage locations within the range of storage locations and enable values that correspond to respective storage locations within the group of storage locations, including receiving a first enable value that corresponds to a first storage location and a second enable value that corresponds to a second storage location; and selectively transferring read data from the group of storage locations to an external signaling interface of the memory device according to states of the enable values, including transferring first read data from the first storage location to the external signaling interface if the first enable value is in an enable state and transferring second read data from the second storage location to the external signaling interface if the second enable value is in the enable state. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A memory device comprising:
-
a storage bank having a plurality of storage subbanks; a sense amplifier bank having a plurality of sense amplifier subgroups coupled respectively to the storage subbanks; interface circuitry to receive, in connection with a memory access request, (i) a row address that corresponds to a range of storage locations within the storage bank, (ii) a column address that corresponds to a subset of storage locations within the range of storage locations and (iii) enable values that correspond to respective storage locations within the subset of storage locations, wherein each enable value indicates whether the corresponding storage location is to be accessed in response to the memory access request; and control circuitry to selectively enable data to be transferred from the storage subbanks to the sense amplifier subgroups according to the enable values. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A memory device comprising:
-
a sense amplifier bank having a plurality of sense amplifier subgroups; interface circuitry to receive, in connection with a memory access request, (i) a row address value that corresponds to a range of storage locations within the memory device, (ii) a column address that corresponds to a subset of storage locations within the range of storage locations, and (iii) enable bits that correspond to respective storage locations within the subset of storage locations, wherein each enable bit indicates whether the corresponding storage location is to be accessed; and a plurality of decoder circuits to form respective signal paths for accessing each of the sense amplifier subgroups indicated by the enable bits to contain data from at least one of the storage locations to be accessed. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27)
-
-
28. Computer-readable media having information embodied therein that includes a description of an integrated circuit device, the information including descriptions of:
-
a storage bank having a plurality of storage subbanks; a sense amplifier bank having a plurality of sense amplifier subgroups coupled respectively to the storage subbanks; interface circuitry to receive, in connection with a memory access request, (i) a row address value that corresponds to a range of storage locations within the storage bank, (ii) a column address that corresponds to a subset of storage locations within the range of storage locations, and (iii) enable bits that correspond to respective storage locations within the subset of storage locations, wherein each enable bit indicates whether the corresponding storage location is to be accessed; and control circuitry to selectively enable data to be transferred from the storage subbanks to the sense amplifier subgroups according to the enable bits.
-
Specification