Method of erasing non-volatile memory cells
First Claim
Patent Images
1. A non-volatile memory chip comprising:
- a memory array of non-volatile memory cells formed into rows and columns;
a logic circuit adapted to determine groups of rows to erase together;
an X decoder to activate a row of said memory array; and
an erase flag register to identify groups of said rows to erase together.
4 Assignments
0 Petitions
Accused Products
Abstract
A method includes determining groups of rows to erase together in order to minimize the margin loss associated with bake after a large number of program and erasure cycles. The method alternatively includes determining groups of rows to erase together to minimize the width of a resultant erase threshold voltage distribution, erasing the groups together, stopping erasure of a group when the group is erase verified and performing the step of erasing on those groups which were not previously erase verified.
-
Citations
21 Claims
-
1. A non-volatile memory chip comprising:
-
a memory array of non-volatile memory cells formed into rows and columns; a logic circuit adapted to determine groups of rows to erase together; an X decoder to activate a row of said memory array; and an erase flag register to identify groups of said rows to erase together. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method comprising:
-
determining groups of rows to erase together to minimize the width of a resultant erase threshold voltage distribution; erasing said groups together; stopping erasure of a group when said group is erase verified; and performing said step of erasing on those groups which were not previously erase verified. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A method comprising:
determining groups of rows to erase together in order to minimize the margin loss associated with bake resulting from multiple program and erasure cycles. - View Dependent Claims (16, 17, 18, 19, 20, 21)
Specification