System and method for multiple channel video transcoding
First Claim
1. A system comprising:
- a memory;
a memory controller to access the memory;
a first processor to parse received video data to generate a plurality of packets, each packet having a video data payload and information related to the video data payload, and provide the plurality of packets for storage in the memory, wherein a format of the plurality of packets is independent of a video standard of the video data and wherein the first processor comprises a general purpose processor;
a second processor comprising a video transcoder, the first processor and the second processor integrated at the same package substrate; and
a decoder instruction packet (DIP) sequencer to;
access one or more packets of the plurality of packets from the memory via the memory controller;
configure the second processor based on opcodes of the one or more packets;
provide the one or more packets to the second processor; and
wherein the second processor is to transcode the video payload of each of the one or more packets to generate a channel of compressed video data.
6 Assignments
0 Petitions
Accused Products
Abstract
A system and a method for transcoding multiple media channels is disclosed herein. The system includes a first processor to parse a media data stream having one or more media data channels and a vector processor to decompress, scale, and then compress the parsed media channel. A parsed media data channel, in one embodiment, is accessed using a bit manipulator and packetized into decoder instruction packets and transmitted to the vector processor using a sequencer. The vector processor decompresses the decoder instruction packets, scales a macroblock generated from the packets, and then compresses the scaled macroblock. As a result, the scaled and compressed output has less data associated with the media channel, allowing for faster and/or more efficient storage or transmission. A reduced sized scale buffer is associated with another disclosed embodiment.
-
Citations
35 Claims
-
1. A system comprising:
-
a memory; a memory controller to access the memory; a first processor to parse received video data to generate a plurality of packets, each packet having a video data payload and information related to the video data payload, and provide the plurality of packets for storage in the memory, wherein a format of the plurality of packets is independent of a video standard of the video data and wherein the first processor comprises a general purpose processor; a second processor comprising a video transcoder, the first processor and the second processor integrated at the same package substrate; and a decoder instruction packet (DIP) sequencer to; access one or more packets of the plurality of packets from the memory via the memory controller; configure the second processor based on opcodes of the one or more packets; provide the one or more packets to the second processor; and wherein the second processor is to transcode the video payload of each of the one or more packets to generate a channel of compressed video data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. A system comprising:
-
a memory; a memory controller to access the memory; a decoder instruction packet (DIP) sequencer to; access from the memory via the memory controller one or more packets having a video data payload and information related to the video data payload from the memory, wherein the video data payloads of the one or more packets represent a first channel of compressed video data having a characteristic represented by a first value; and configure a first processor based on opcodes of the one or more packets; the first data processor to transcode the video data payloads of the one or more packets to generate a representation of a second channel of compressed video data having the characteristic represented by a second value; and a second data processor comprising a general purpose processor, the second data processor to; receive a data stream including video data at a first data processor; parse the data stream to identify video data associated with a first channel; packetize the video data associated with the first channel to generate the one or more packets, wherein a format of the one of more packets is independent of a video standard of the data stream; and provide the one or more packets for storage in the memory. - View Dependent Claims (17, 18, 19, 20, 21, 22, 23)
-
-
24. A method comprising:
-
receiving, using a first processor, a data stream including video data; parsing, using the first processor, the data stream to identify video data associated with a first channel; packetizing, using the first processor, the video data associated with the first channel to generate the one or more packets, each packet having a video data payload and information related to the video data payload, wherein the video data payloads of the one or more packets represent a first channel of compressed video data having a characteristic represented by a first value and wherein a format of the one of more packets is independent of a video standard of the data stream; storing the one or more packets at a memory; accessing the one or more packets from the memory using a decoder instruction packet (DIP) sequencer; providing, from the DIP sequencer, the one or more packets to a second processor; configuring, using the DIP sequencer, the second processor based on opcodes of the one or more packets; and transcoding, using the second processor, the video data payloads of the one or more packets to generate a representation of a second channel of compressed video data having the characteristic represented by a second value. - View Dependent Claims (25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35)
-
Specification