Iterative reed-solomon error-correction decoding
First Claim
Patent Images
1. A method of correcting errors in a decision-codeword by employing a Reed Solomon error-correction code RS(n,k) having a correction capability t=(n−
- k)/2, the method comprising;
determining whether errors in the decision-codeword are of a degree that exceeds a Reed Solomon error-correction code'"'"'s correction capability, by using an error indicator for the decision-codeword;
modifying the decision-codeword to produce a modified decision-codeword if the degree of the errors exceeds the correction capability; and
generating an error indicator for the modified decision-codeword using the error indicator for the decision-codeword.
2 Assignments
0 Petitions
Accused Products
Abstract
Systems and methods are provided to correct errors occurring in a decision-codeword that is generated by a detector. A decoder determines whether errors in the decision-codeword are of a degree that exceeds the correction capability of a Reed-Solomon error-correction code. If they are, the decoder iteratively modifies the decision-codeword to reduce the number of errors therein. In each iteration, the decoder generates an error indicator using one or more error indicators from a previous iteration and uses the error indicator to perform error detection and correction operations.
-
Citations
24 Claims
-
1. A method of correcting errors in a decision-codeword by employing a Reed Solomon error-correction code RS(n,k) having a correction capability t=(n−
- k)/2, the method comprising;
determining whether errors in the decision-codeword are of a degree that exceeds a Reed Solomon error-correction code'"'"'s correction capability, by using an error indicator for the decision-codeword; modifying the decision-codeword to produce a modified decision-codeword if the degree of the errors exceeds the correction capability; and generating an error indicator for the modified decision-codeword using the error indicator for the decision-codeword. - View Dependent Claims (2, 3, 4, 5, 6)
- k)/2, the method comprising;
-
7. A method of correcting errors in a decision-codeword by employing a Reed Solomon error-correction code RS(n,k) having a correction capability t=(n−
- k)/2 and generating an error indicator for a modified decision-codeword using an error indicator for the decision-codeword, the method comprising;
computing quotient polynomials QΛ
, QxΛ
, QB, QxB, Qx2 B;computing remainder polynomials rΛ
, rxΛ
, rB, rxB, rx2 B;computing quantities d1, d2, and d3, where computing a quantity D=determinant and computing quantities a, b, and c, where - View Dependent Claims (8, 9, 10, 11, 12)
- k)/2 and generating an error indicator for a modified decision-codeword using an error indicator for the decision-codeword, the method comprising;
-
13. A system for correcting errors in a decision-codeword by employing a Reed Solomon error-correction code RS(n,k) having a correction capability t=(n−
- k)/2 and having means for generating an error indicator for a modified decision-codeword using an error indicator for the decision-codeword, the method comprising;
means for computing quotient polynomials QΛ
, QxΛ
, QB, QxB, Qx2 B;means for computing remainder polynomials rΛ
, rxΛ
, rB, rxB, rx2 B;means for computing quantities d1, d2, and d3, where means for computing a quantity and means for computing quantities a, b, and c, where - View Dependent Claims (14, 15, 16, 17, 18)
- k)/2 and having means for generating an error indicator for a modified decision-codeword using an error indicator for the decision-codeword, the method comprising;
-
19. A system for correcting errors in a decision-codeword by employing a Reed Solomon error-correction code RS(n,k) having a correction capability t=(n−
- k)/2, in which an error indicator generation circuit that generates an error indicator for a modified decision-codeword using an error indicator for the decision-codeword, the error indicator generation circuit comprising;
a quotient computation circuit that computes quotient polynomials QΛ
, QxΛ
, QB, QxB, Qx2 B;a remainder computation circuit that computes remainder polynomials rΛ
, rxΛ
, rB, rxB, rx2 B;a circuit that computes quantities d1, d2, and d3, where a determinant computation circuit that computes a quantity and a circuit that computes quantities a, b, and c, where - View Dependent Claims (20, 21, 22, 23, 24)
- k)/2, in which an error indicator generation circuit that generates an error indicator for a modified decision-codeword using an error indicator for the decision-codeword, the error indicator generation circuit comprising;
Specification